

CSE596 Parallel Computation, Organization

- There is a survey to fill out on the web page
- Text book: Parallel Computer Architecture: A hardware/software approach, D. E. Culler and J. P. Singh, Morgan Kaufmann, 1999 -- Chapters 5-7 will be assigned, everything else is optional
- There will be occasional homework assignments and an Exam on March 19 ${ }^{\text {th }}$
- Topics by week (revisons possible):

| 1: Concepts of Parallelism | 6: Snooping MP |
| :--- | :--- |
| 2: ZPL Programming | 7: Scalable MP |
| 3: Assessing Performance | 8: Routing, Latency Hiding, etc |
| 4: Pa rallelism Panorama | 9: Programming Paradigms |
| 5: Shared Memory MP | 10: Algorithms and applications |



## A Sample Computation

- Consider the problem of summing a sequence of numbers, $\mathrm{x}_{1}, \mathrm{x}_{2}, \mathrm{x}_{3}, \ldots, \mathrm{x}_{\mathrm{n}}: \Sigma x_{i}$
- Standard solution:

$$
\begin{aligned}
& \text { sum }=0 ; \\
& \text { for } \quad(i=0 ; i<n ; i++)\{ \\
& \quad \text { sum }=\text { sum }+X[i] ; \\
& \text { \}; }
\end{aligned}
$$

- The solution specifies a specific order for the summation, which is not essential

4
© Copyight, Lawrence Snyder, 1999


## Prefix Sums ...

- Sum the prefixes of a sequence of numbers, $\mathrm{x}_{1}, \mathrm{x}_{2}, \mathrm{x}_{3}, \ldots, \mathrm{x}_{\mathrm{n}}$, such that $y_{i}=\sum_{i<n} x_{i}$
- Each $y_{i}$ result seems to depend on computing the previous item
- One solution is to apply the binary tree summation to compute each $y_{i}$ in parallel ... this would take $1+1+2+2+3+3+\ldots+n / 2+n / 2$
$=n(n+1) / 4$ processors and a lot of data communication



## Essential Features of the Example

- Arbitrary ordering constraints removed by


## Consider Another Example ...

- Matrix multiplication is a common operation in scientific computing characteristics
- Chose direct solution rather than "reducing to
- The C code for multiplying an mxn matrix $A$ times an nxp matrix $B$ and to produce an mxp matrix C is ... too parallel is no more useful than sequential
- Ladner \& Fischer solution can use any number of processors in the range $1-n / 2$-- scalable parallelism is essential in practice

These Guidelines Will Be Elaborated Further 9
for (i=0; i<m; i++) \{
for $(j=0 ; j<p ; j++)\{$
C[i][j] $=0$;
for $(k=0 ; k<n ; k++)\{$
C[i][j] +=A[i][k]* B[k][j];
\}
\}
\}
10

Properties of the Computation ...

- Addition and multiplication are associative
- Each position $\mathrm{c}_{\mathrm{ij}}$ in the result is the sum of the $\mathrm{i}^{\text {th }}$ row times the $\mathrm{j}^{\text {th }}$ column ... all of them could be computed simultaneously
- Each position admits plenty of parallelsim ...
- All multiplys in row ixj column are independent
- Sum of products could use binary addition tree



## A Very Parallel Solution ...

- Each $\mathrm{c}_{\mathrm{ij}}$ is computed in parallel such that
- One processor dedicated to each $a[i][k]^{*} b[k][j]$
- Addition tree computes sum of those products
- How many steps?
- How many processors running concurrently?
- Is this solution even remotely practical?
- Data access -- conflicts/transit time/resources
- Computation time vs communication time
- Processor demands -- $\mathrm{n}^{3}$ procs for $\mathrm{n}^{2}$ results

Realities of Parallel Computers ...
Dissiderata

- Every computer has a fixed number of processors
- Present large computers have a few hundred processors up to a few thousand
- Using all available processors (usually) gives the best performance
- Processors can be very simple, but as first approximation, assume Pentium, PowerPC, MIPS
- The transmission of data from processor to processor is a significant (often the most signficant) cost

13

## What's Important?

- Maximizing number of processors used
- Minimizing execution time
- Minimizing the amount of work performed
- Reducing size of memory footprint
- Maximizing (minimizing) degree of data sharing
- Reducing data motion (interprocessor comm.)
- Maximizing synchroneity or maybe asynchroneity
- Guaranteeing portability among platforms
- Balancing work load across processors
- Maximizing programming convenience
- Avoiding races, guaranteeing determinacy
- Improve SoftEng... robust, maintain, debug, etc


These answers are in conflict ...

- No. 1 Goals Conflict --
- Minimizing execution time ==> code close to the hardware
- Portability $==>$ keep distance from hardware because machines differ
- No. 1 Goal Conflicts with No. 4 Goal
- Convenience ==> ignore data motion
- Minimizing data motion ==> attend to data motion

How are these conflic ts solved in the sequential wold
16

## Reason by Analogy to Sequential Case

Sequential languages separate applications development from computers:

- Architects build machines that run the language well
- Programmers need not worry about machine specifics
- The separation is a powerful accelerator for field



## Enabling Technologies

What makes this separation work?

- Instruction set architectures (ISAs)
- Effective compilers that "place the program directly on the iron" with little or no overhead
- Programmer's "understanding" of idealized machine



## Machine Model Is The Interface

- The von Neumann machine is the conceptual computer, "running" Fortran or C code
- Imagining the vN machine running the code lets programmer make rough estimates of how alternative solutions will perform.
- Linear search vs logarithmic search?
- The program runs well because architects make the essentials of the $v N$ model run well.



## Selecting a Machine Model

- Picking the machine model is subtle
- Like porriage, the model has to be just right
- Too absract implies performance critical aspects of the computation will not be included
- Too specific implies the model over-constrains the implementation in a way that may not match physical machines well
- Also, the model must be both intuitive and workable

20

## CTA: A Parallel Machine Model

- First practical and general parallel model ['86]
- Properties emphasize concurrency, locality
- $\mathrm{P}=$ number of processors
- $\lambda=$ off processor latency, large
- Communication network = unspecified, fixed low degree
- "Thin" global communication capability
- Existing parallel machines implement CTA



## Implications of the CTA

- The processors are von Neumann processors
- Each has a program counter ==> MIMD
- Memory local to the processor has fast access
- Implements sequential thread of execution, but may have multiple processors, memory hierarchy, etc.
- Interconnect's unbound -- cannot program to it
- $\lambda$ is unbound, but $\lambda \gg 1$ is the assumption



22

Further Implications of CTA

- The memory is physically distributed (it must be), but there is no mention of for shared address space or shared memory
- Since $\lambda$ is large, programs exploit locality run faster, i.e. try to compute on data in the local memory
- Fixed degree (usually 1 ) limits burst rate


23

Reconsider the Matrix Multiplication

- If every processor had a copy of the A,B matrices, each could compute a rectangular subarray
- Memory footprint would be huge, $\mathrm{P}(\mathrm{mn}+\mathrm{np})+\mathrm{C}_{\mathrm{r}}$
- Transfer time of arrays to each memory would be $\lambda(m n+n p)$, also huge
- Optimization -- C[i..i+x,j..j+y] requires rows i..i+x and columns j..j+y
- Total numeric operations would be $\mathrm{O}(\mathrm{mpn})$ which should benefit from a P-way speedup
- Alternatives?



## Properties of Cannon's Algorithm

- The communication is included in the computation -- compute on the move
- Communication is "nearest neighbor"
- Time is $\mathrm{O}(\mathrm{n})$
- Processors are fully utilized only in the middle of the computation
- Scaling is possible by grouping elements of C
- Skewing and staging data is a complication


## Further Reading

- L. F. Cannon [1969] A Cellular Computer to Implement the (Kalman) Filter Algorithm, Ph.D. Thesis, Montana State University
- R. E. Ladner \& M. J. Fischer [1980] Parallel Prefix Computation, Journal of the ACM 27(4):831-838
- L. Snyder [1995] Experimental Validation of Models of Parallel Computation, A. Hofmann \& J. van Leeuwen (eds), Lecture Notes in Computer Science, Special Volume 1000, Springer, pp. 78-100
- L. Snyder [1986] Type Architecture, Shared Memory and the Corollary of Modest Potential, Annual Review of Computer Science 1, pp. 289-318

27
© Copyright, Lawrence Snyder, 1999

