















Memory Consistency

- What should it mean for processors to see a consistent view of memory?
- Coherency is too weak because it only requires ordering with respect to individual locations, but there are other ways of binding values together



















- Need to introduce the concept of Read Miss and Write Miss
- Add a "shared" line to the bus
- The basic idea: Keep all lines of all caches current -- note that updates will update modified word only
 Copyright, Lawrence Struder, 186

































