




	Design Tradeoffs	
Block size		
the bigger t	he block,	
+ the b	etter the spatial locality	
+ less	block transfer overhead/block	
+ less	ag overhead/entry (assuming same number of entries))
- migh	t not access all the bytes in the block	
Autumn 2006	CSE P548 - Memory Hierarchy	8


	Design Tradeoffs	
Associa bec	 arger the associativity, the higher the hit ratio the larger the hardware cost (comparator/set) the longer the hit time (a larger MUX) need hardware that decides which block to replace increase in tag bits (if same size cache) tivity is more important for small caches than large ause more memory locations map to the same line , TLBs!	
Autumn 20	06 CSE P548 - Memory Hierarchy	9


	Design Tradeoffs	
Memory update	policy	
 write-thro 	ugh	
 performand 	nance depends on the # of writes	
 store b 	ouffer decreases this	
• st	ore compression	
• cł	leck on load misses	
• write-bac	< c	
 performander 	nance depends on the # of dirty block replaceme	nts
but		
 dirty b 	t & logic for checking it	
 tag ch 	eck before the write	
 must f 	ush the cache before I/O	
 optimiz 	zation: fetch before replace	
 both use a 	merging store buffer	
Autumn 2006	CSE P548 - Memory Hierarchy	10














	Design Tradeoffs				
Virtually-ac	ldressed caches:				
- nee	d to flush the cache on a context switch				
• 1	process identification (PID) can avoid this				
- syna	onyms				
•	"the synonym problem"				
	 if 2 processes are sharing data, two (different) virtual addresses map to the same physical address 				
	 2 copies of the same data in the cache 				
	• on a write, only one will be updated; so the other has old dat	а			
• ;	a solution: page coloring				
	 processes share segments; all shared data have the same offset from the beginning of a segment, i.e., the same low- order bits 				
	 cache must be <= the segment size (more precisely, each set of the cache must be <= the segment size) 				
	• index taken from segment offset, tag compare on segment #	ł			
Autumn 2006	CSE P548 - Memory Hierarchy	16			








Cache Hierarchies			
+ dec •	rarchy erent caches with different sizes & access times & purposes rease effective memory access time: many misses in the L1 cache will be satisfied by the L2 cache avoid going all the way to memory		
Autumn 2006	CSE P548 - Memory Hierarchy	19	

	Cache Hierarchies	
Level 1 cache goa so minimize hi	II: fast access t time (the common case)	
Autumn 2006	CSE P548 - Memory Hierarchy	20









ļ	Measuring Cache Hierarchy Performance			
Global Mis	ss Ratio:	globalMR = #misses in cache #references generated by CPU		
Example:	1000 Referenc 40 L1 misses 10 L2 misses	ces		
global MR	(L1):			
global MR	(L2):			
Autumn 2006		CSE P548 - Memory Hierarchy	25	

