






Pentium Execution		
 In-order issue decode instructions rename registers via register alias table enter uops into reorder buffer for in-order completion detect structural hazards for reservation station Out-of-order execution one reservation station, multiple entries check source operands for RAW hazards check structural hazards for separate integer, FP, memore execute instruction result goes to reservation station & reorder buffer In-order commit this & previous uops have completed write "G"PR registers rollback on interrupts 	ory units	
Autumn 2006 CSE P548 - Reorder Buffer	6	











Pentium 4	
 Some bandwidth constraints: maximum for one cycle 16 bytes fetched 3 instructions decoded 6 μops issued to the reorder buffer 4 μops dispatched to reservation station & functional u 1 load & 1 store access to the L1 data cache 1 cache result returned 	nits
 3 μops committed if good instruction mix good instruction order operands available functional units available load & store to different cache banks all previous instructions already committed 	
Autumn 2006 CSE P548 - Reorder Buffer	12

