### Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow

# CIS 601 Paper Presentation 3/28/17

Presented by Grayson Honan, Romita Mullick, Eric Stahl

Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow Wilson W. L. Fung Ivan Sham George Yuan Tor M. Aamodt

#### Introduction

Trend toward parallel workloads led to need for implicit instruction level parallelism from a single thread on CPU

This made the job of the architect very difficult trying to design around complex instruction scheduling logic

GPGPU programming has moved toward solving this problem through explicit thread level parallelism

The software developer now has to do the work in their programming model

#### Introduction

Exploiting explicit thread level parallelism is achieved through the SIMD programming model

In the Nvidia programming language CUDA, threads are grouped in SIMD warps

The SIMD warps are scheduled to execute based on their program counter

If the threads in the SIMD warp have different PCs as a result from different decisions on a branch, the warp will encounter branch divergence


SIMD instructions should execute in lockstep, if divergence is encountered, the execution in a warp should be forced to serialize

### **SIMD Stream Processor Architecture**

SIMD - Single Instruction Multi Data

Exploit parallelism in a single instruction by packing vector operations into a single instruction (Dot Product becomes a single ADD X1 X2 instruction)

In the GPGPU SIMD model, a warp operates on a single instruction and each thread in a warp operates on an individual piece of data



### **Latency Hiding**

Requirement to hide latency from memory access time. We do not want to stall all other instructions on memory requests


When a thread makes a request to memory, the blocking thread is added to a fair round robin queue to be scheduled when it is ready to continue

The next warp is now scheduled, effectively giving us out of order warp execution to hide the memory latency incurred from a memory access.

This latency hiding is called *barrel processing* 



Dynamic Warp Formation and Scheduling for GPU Control Flow




### **SIMD Execution of Scalar Threads**

The GPGPU programming model is supported by the GPU hardware inorder to achieve performance increases from explicit parallelism

The SIMD warp is spread across multiple scalar pipelines to be executed in "lock-step"

The SIMD scheduler will only schedule threads in a warp with the same PC. As divergence occurs, the SIMD scheduler serializes divergent threads



### **SIMD Control Flow Support**

Predication is a natural way for programs to have fine-grained control flow on the SIMD pipeline

Predication does not eliminate branches, therefore, we still have issue of branch divergence

The SIMD pipeline is fully utilized when executing all threads in a warp in "lock-step"

Therefore, in software containing many branching instructions, it is lucrative to mitigate the performance latency incurred from branch divergence

### **SIMD Serialization**

Naive approach is to serialize branching instructions. In the worst case, our warp performs as a SISD pipeline serializing n threads in the warp

SIMD Serialization loses the performance increase we gain from executing threads in parallel. If we wanted a serialized pipeline, it would be better to execute on CPU

 $\begin{array}{c} \hline 7 \\ \hline 8 \\ \hline 9 \\ \hline 10 \\ \hline 11 \\ \hline 12 \\ \hline 13 \\ \hline 14 \\ \hline 14$ 

### **SIMD Reconvergence**

Definitions:


**Immediate Post-Dominator -** reconvergence point of a diverging branch

**Post-Dominator** - A basic block X post-dominates basic block Y (x pdom y), iff all paths from y to the exit node go through X, where a basic block is a piece of code with a single entry and exit point

**Immediately Post-Dominates** - A basic block X, distinct from Y, immediately post-dominates basic block Y iff X pdom Y and there is no basic block Z such that X pdom Z and Z pdom Y

### **Post Dominator Example**

- E immediately post dominates B
- G post dominates B
- G immediately post dominates A



Program Example


### **SIMD Reconvergence**

Reconverging control flow can decrease the number of threads in the warp that we must serialize.


We now group diverging threads based on equivalent PCs.


We can increase warp utilization, but we are still forced to serialize diverging threads.

We can still have worst case n diverging threads that we would be forced to serialize in a warp.





Thr	Thread Warp			Common PC	
	St. (2)		Thread 3	Thread 4	







Thread Warp			Common PC		
	2 X		Thread 3	Thread 4	






Time











	Stack			
-	Reconv. PC	Next PC	Active Mask	
ſ	-	E	1111	
	E	D	0110	
TOS→	E	С	1001	

Time




	Stack			
1. 	Reconv. PC	Next PC	Active Mask	
ſ	-	E	1111	
1	E	D	0110	
TOS→	E	С	1001	







	Stack			
12	Reconv. PC	Next PC	Active Mask	
1	-	E	1111	
	E	D	0110	
TOS→	E	E	1001	








Time




Active Mask


1111

Time





#### **PDOM Performance**



#### **A Counterexample to PDOM**


```
void shader_thread(int tid, int *data) {
    for(int i = tid % 2; i < 128; ++i) {
        if(i % 2) {
            data[tid]++;
        }
    }
}</pre>
```




What is parallel iterative matching allocator?

What exactly is the Needleman-Wunsch algorithm doing, as mentioned on page 411?


#### **Dynamic Warp Formation and Scheduling**




### **Dynamic Warp Formation and Scheduling**



- We're assuming that all RFs are equally accessible by all lanes
- This is problematic...




- In reality, each lane has its own register file bank with data only accessible within that lane
- How do we avoid shuttling register values around?




#### • Figure 10(c)

- static warp formation
- Depicts a warp of threads accessing their RFs
- Each vertical RF/ALU pair is a lane for a thread
- Depicts each lane's copy of the desired register being accessed



- Figure 10(b)
  - naïve dynamic warp formation
     with **no regard for home lanes**
  - Bank conflicts are possible
- A crossbar is needed for when threads leave their home lane. The crossbar remaps RF banks such that the appropriate bank is available to a thread.




## Q: In 4.1, register file crossbars are mentioned. Could you explain what the purpose of the crossbar is and how the authors fix the 'drawbacks' of this with the "lane aware dynamic warp formation"?


Q: In 4.1, register file crossbars are mentioned. Could you explain what the purpose of the crossbar is and how the authors fix the 'drawbacks' of this with the "lane aware dynamic warp formation"?


### A: In this case, the crossbar is a hardware structure that allows one lane to access another lane's register file bank. The authors propose "lane aware" warp formation to avoid the need for a crossbar. See Hardware slides for an illustrative example.


- Figure 10(c)
  - **lane aware** dynamic warp formation
- If we force threads to stay in their home lanes, we don't need a crossbar!





#### **Hardware Implementation**














A: BEQ R2, B C: ...



41




A: BEQ R2, B C: ...





43


A: BEQ R2, B C: ...




44













and Scheduling for Efficient GPU Control Flow", Wilson W. L. Fung, Ivan Sham


Animation and Images from from "Dynamic Warp Formation George Yuan, Tor M. Aamodt













A: BEQ R2, B C: ...



54



**Q: Section 4.2 "The warp with the older PC still** resides in the warp pool, but will no longer be updated..." Does this mean that older warps just sit around indefinitely and accumulate in the warp pool?

Q: Section 4.2 "The warp with the older PC still resides in the warp pool, but will no longer be updated..." Does this mean that older warps just sit around indefinitely and accumulate in the warp pool?

# A: No, when an old (full) warp is eventually issued, the data in the warp pool at that index must be invalidated. Once issued, the index (IDX value) is returned to the list of availables indices for the Warp Allocator to use.

#### **Issue Heuristics**

- The issue priority is determined by the issue heuristic
- Majority Heuristic
  - Chooses the most common PC among all the existing warps and issues all before choosing a new PC
- More on these in the Performance section!




Figure 11. Implementation of dynamic warp formation and scheduling. In this figure, H represents a hash operation. N is the width of the SIMD pipeline.

**Q:** Section 4.3: "Each cycle, the issue logic searches for or allocates an entry for the PC of each warp entering the scheduler and increments the associated counter with the number of scalar threads joining the warp pool". What is this counter here and what is its purpose?

Q: Section 4.3: "Each cycle, the issue logic searches for or allocates an entry for the PC of each warp entering the scheduler and increments the associated counter with the number of scalar threads joining the warp pool". What is this counter here and what is its purpose?

# A: This is a description of the Issue Logic for the Majority Issue Heuristic (the authors use a 32 entry fully-associative LUT). Counters for each in-flight PC are used within this structure to keep track of which PC is the most common (i.e. which PC has "the Majority") among all existing warps.

#### **Area Estimation**

- Overall area consumption is 2.799mm<sup>2</sup> per core
- With 8 cores, this is roughly 4.7% of the total area of the GeForce 8800GTX
- CACTI tool for estimation
  - http://www.hpl.hp.com/research/cacti/

Normal Interface	Cache Size (bytes)	8192
Detailed Interface	Line Size (bytes)	32
Pure RAM Interface	Associativity	2
FAQ	Nr. of Banks	2
	Technology Node (nm)	32
	Submit	
e Parameters:		
ber of banks:2 I Cache Size (bytes) in bytes of bank:40 ber of sets per bank pociativity:2	96	

Table 1. Area estimation for dynamic warpformation and scheduling. RP = Read Port,WP = Write Port, RWP = Read/Write Port.

	#	Entry	Struct.		Area
Structure	Entries	Content	Size	Implementation	$(mm^2)$
			(bits)	-	
Warp Update	2	TID (8-bit) $\times$ 16	336	Register	0.008
Register		PC (32-bit)		(No Decoder)	
		REQ (8-bit)			
PC-Warp LUT	32	PC (32-bit)	1792	2-Way	0.189
		OCC (16-bit)		Set-Assoc. Mem.	
		IDX (8-bit)		(2 RP, 2 WP)	
Warp Pool	256	TID (8-bit) $\times$ 16	43008	Mem. Array	0.702
		PC (32-bit)		(17 Decoders)	
		Sche. Data (8-bit)		(1 RWP, 2 WP)	
Warp Allocator	256	IDX (8-bit)	2048	Memory Array	0.061
Issue Logic	32	PC (32-bit)	1280	Fully Assoc.	1.511
(Majority)		Counter (8-bit)		(4RP, 4WP)	
Total			48464		2.471

# Methodology

#### • GPGPU-Sim


- Cycle-accurate simulator developed by the authors
- Benchmarks included SPEC CPU2006, SPLASH2, and CUDA SDK Code Samples
- Hardware configuration under test shown in Table 2

#### Table 2. Hardware Configuration

# Shader Cores	8
SIMD Warp Size	16
# Threads per Shader Core	256
# Memory Modules	8
GDDR3 Memory Timing	$t_{CL}$ =9, $t_{RP}$ =13, $t_{RC}$ =34
	$t_{RAS}$ =21, $t_{RCD}$ =12, $t_{RRD}$ =8
Bandwidth per Memory Module	8Byte/Cycle
Memory Controller	out of order
Data Cache Size (per core)	512KB 8-way set assoc.
Data Cache Hit Latency	10 cycle latency (pipelined 1 access/cycle)
Default Warp Issue Heuristic	majority

#### **Experimental Results**

- MIMD, being Multiple Insn Multiple Data, obviously has better performance than all the SIMD designs because it can execute different insns (with different PCs) in parallel.
- Naive Normal SIMD with no reconvergence - lowest performance
- PDOM reconvergence at post dominator- 93.4% speedup over naive
- DYNB (Majority)- 22.5% speedup over PDOM



#### **Effects of Issue Heuristics**

- Figure 15 shows SIMD performance across some benchmarks for different warp issue heuristics.
- In general, DPdPri, DPC and DMaj perform well




Figure 15. Comparison of warp issue heuristics.

#### **Effects of Issue Heuristics**

- Figure 16 shows distribution of warps issued according to size.
- Say a warp has a capacity of 16 threads.
- W0- 0 threads in warp
   W1- 1 thread in warp
   W16- 16 threads in warp- Full Warp !

More high occupancy warps issued- Good ! Eg. DPC, DPdPri, DMaj More low occupancy warps issued- Bad ! Eg. DTime, DMin

**STALL-** No 2 threads can write to same register file in the same cycle, so writes are delayed




Figure 16. Warp size distribution.

#### Q. What is the difference between stall and W0 cycles in Figure 16?

W0 means a warp with 0 threads >> No operations executed by the warp, more like a nop.

My guess is a scenario with \_\_syncthreads(). Threads that have already reached this point must keep executing nops till the other threads come to this point.

Stall happens because of memory dependency. Multiple threads can't write back to the same register bank in same cycle >> contention for same memory location. Hence, writes stall.

>> th1 can write 1<sup>st</sup> >> th2 can write >> 1 cycle of stall

# Q. Could you explain in detail about Figure 16? I don't understand why certain warp, like W4 occupies a large portion?

W4 implies the warp has an occupancy of 4 threads. Occupying a large portion implies warps with occupancy 4 are more frequently issued. Means incomplete warps are being issued more often thereby >> under utilizing the SIMD pipeline.

#### **Effect of Lane Aware Scheduling**

- This figure compares PDOM vs DYNB with/without lane aware scheduling vs DYNB without lane conflict.
- As expected, DYNB with lane aware scheduling gives higher IPC than DYNB w/o lane aware (because of possible register bank conflict !)
- Ignoring lane conflicts gives even higher performance than the two.
- In case of Black, FFT and Matrix benchmarks however, PDOM gives better performance than DYNB.




Figure 17. Performance of dynamic warp formation with lane aware scheduling and accounting for register file bank conflicts and scheduler implementation details.

#### **Related Work**

• Predication

-Execution of "predicated" insns is controlled by conditional mask set by another insn -Convert control dependency into data dependency

• Lorie and Strong

-Introduce reconvergence point at the beginning of branch, rather than at the post-dominator -Eg. JOIN and ELSE instruction at the beginning of divergence

• Cervini

-Dynamic regrouping of threads in a SPMD model on a SMT processor -after divergence, each thread has a single SIMD task

• Liquid SIMD (Clark et al.)

-Form SIMD instructions by translating scalar instructions at runtime -improves SIMD binary compatibility

• Conditional Routing (Kapasi)

-Creates multiple kernels from single kernel to eliminate branches -kernels connect via interconnect to increase SIMD pipeline utilization

#### Conclusion

- Branch divergence can significantly degrade a GPU's performance.
   -50.5% performance loss with SIMD width = 16
- Dynamic Warp Formation & Scheduling
   -20.7% on average better than reconvergence
   -4.7% area cost
- Future Work

-Warp scheduling – Area and Performance Tradeoff

#### Thank You !



~1.) According to Wikipedia, SPMD is supposedly a subcategory of MIMD, so I'm confused by the line on pg 409 which states, "SIMD hardware can efficiently support SPMD program execution provided that individual threads follow similar control flow." Isn't the whole idea of SPMD that various tasks are being run that are very different (i.e. very little similarity in control flow)?

#### E2.) What exactly is the Needleman-Wunsch algorithm doing, as mentioned on page 411?

NW is used for sequence alignment: it finds a way to align two traces so that there are minimal gaps in the traces. Gaps would be necessary, for example, if trace A executes an insn that never occurs in trace B.

~3.) Could you explain the tasks that are used for evaluation? Especially why for the Black and LU tasks, DYNB and PDOM have huge performance gap?

#### G4.) Section 4.2 "The warp with the older PC still resides in the warp pool, but will no longer be updated..." Does this mean that older warps just sit around indefinitely and accumulate in the warp pool?

R5.) What is the difference between stall and W0 cycles in Figure 16?

R6.) Could you explain in detail about Figure 16? I don't understand why certain warp, like W4 occupies a large portion?

G7.) Section 4.3: "Each cycle, the issue logic searches for or allocates an entry for the PC of each warp entering the scheduler and increments the associated counter with the number of scalar threads joining the warp pool". What is this counter here and what is its purpose?

~8.) If one of the branches takes significantly longer time than the other branch, would this grouping technique still be able to reduce branching latency?

~9.) In 4.3, could you please explain "In the minority heuristic, warps with the least frequent PCs are given priority with the hope that, by doing so, these warps may eventually catch up and converge with other threads." How do we know the least frequent PC's beforehand?

~10.) Could you explain what the need is for swizzling. I don't understand why in their benchmark for bitonic cannot form larger warps?

11.) If there are too many branches, will the warp pool get full and no warp is ready to issue?

#### E12.) What is a parallel iterative matching allocator? (section 2)

G13.) In 4.1, register file crossbars are mentioned. Could you explain what the purpose of the crossbar is and how the authors fix the 'drawbacks' of this with the "lane aware dynamic warp formation"?

~14.) Does thread swizzling solve all home lane issues or are there edge cases where it would not help?