// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
   output logic F;
   input  logic A, B, C, D;
 
   assign F = ~((A & B) | (C & D));

endmodule  // AOI