Intro to Digital Design Sequential Logic

Instructor: Justin Hsia

Teaching Assistants:

Emilio Alcantara Naoto Uemura Eujean Lee

Pedro Amarante

Wen Li

Relevant Course Information

- Lab 3 Demos due during your assigned demo slots
 - Don't forget to submit your lab materials *before* Wednesday at 2:30 pm, regardless of your demo time
- Lab 4 Extension of Lab 3 using 7-seg displays
- Quiz 1 is next week in lecture
 - Last 20 minutes, worth 10% of your course grade
 - On Lectures 1-3: CL, K-maps, Waveforms, and Verilog
 - Past Quiz 1 (+ solutions) on website: Course Info \rightarrow Quizzes

Synchronous Digital Systems (SDS)

Combinational Logic (CL)



- Network of logic gates without feedback
- Outputs are functions only of inputs



- The presence of feedback introduces the notion of "state"
- Circuits that can "remember" or store information

Uses for Sequential Logic

- Place to store values for some amount of time:
 - Registers
 - Memory
- Help control flow of information between combinational logic blocks
 - Hold up the movement of information to allow for orderly passage through CL

Control Flow of Information?

Circuits can temporarily go to incorrect states!



Accumulator Example

An example of why we would need to control the flow of information.

$$X_i \longrightarrow Accumulator \longrightarrow S$$

- * Want: S = 0; initialize? for (i = 0; i < n; i++) $S = S + X_i$; sequence of inputs
- Assume:
 - Each X value is applied in succession, one per cycle
 - The sum since cycle 0 is present on S

 $S = S + X_i$

No

Accumulator: First Try

Does this work?



- 1) How to control the next iteration of the 'for' loop?
- 2) How do we accomplish 'S = 0'?

State Element: Flip-Flop

- Positive edge-triggered D-type flip flop
 - On the rising edge of the clock (of), input d is sampled and transferred to the output q
 - At all other times, the input d is ignored and the previously sampled value is retained



State Element: Register



- * n instances of flip-flops together
 - One for every bit in input/output bus width
- * Output Q resets to zero when <u>Reset</u> signal is high *during* clock trigger
 - Some extra circuitry required for this

Accumulator: Second Try



Flip-Flop Timing Terminology (1/2)

- Camera Analogy: non-blurry digital photo
 - Don't move while camera shutter is opening
 - Don't move while camera shutter is closing
 - *Check for blurriness* once image appears on the display





Flip-Flop Timing Terminology (2/2)

- Now applied to sequential logic elements:
 - Setup Time: how long the input must be stable before the CLK trigger for proper input read
 - Hold Time: how long the input must be stable after the CLK trigger for proper input read
 - "CLK-to-Q" Delay: how long it takes the output to change, measured from the CLK trigger

Flip-Flop Timing Behavior



Accumulator: Proper Timing

- reset signal shown
- * X_i and S_{i-1} arrive at adder at different times
 - S_i becomes "wrong" temporarily but corrects before register captures its value
- Avoid input instability around rising edge of CLK





Review Question

- Which of the following statements is TRUE?
- (A) The input to a flip-flop must remain stable throughout the <u>CLK-to-Q delay</u>. setup & hold times
- (B) A flip-flop switches between 0 and 1 on each trigger. input $D \rightarrow artput Q$
- (C) In a SDS, we only need to know setup time, hold time, and clk-to-q delay constants to ensure correct behavior. also need CL delays, clock period, external input timing, etc.

(D) None of the above.

Model for Synchronous Digital Systems



- Combinational logic blocks separated by registers
 - Clock signal connects only to sequential logic elements
 - Feedback is optional depending on application
- How do we ensure proper behavior?
 - How fast can we run our clock?

When Can the Input Change?

- * When a register input changes shouldn't violate hold time (t_{hold}) or setup time (t_{setup}) constraints within a clock period (t_{period})
- Let t_{input,i} be the time it takes for the input of a register to change for the *i*-th time in a single clock cycle, measured from the CLK trigger:
 Then we need t_{hold} ≤ t_{input,i} ≤ t_{period} t_{setup} for all *i*
 - Two separate constraints!
 - ℓinput,1 ≥ thold
 ℓinput,n ≤ tperiod tsetup



Minimum Delay

- * If shortest path to register input is too short, might violate t_{hold} constraint
 - Input could change before state is "locked in"
 - Particularly problematic with *asynchronous* signals



Maximum Clock Frequency

- What is the max frequency of this circuit?
 - Limited by how much time needed to get correct Next State to Register (t_{setup} constraint)



The Critical Path

- The critical path is the longest delay between any two registers in a circuit
- The clock period must be *longer* than this critical path, or the signal will not propagate properly to that next register



Critical Path = CLK-to-Q Delay + CL Delay 1 + CL Delay 2 + CL Delay 3 + Adder Delay + Setup Time



Technology

Break

Where Do Timing Terms Come From?



By Nolanjshettle at English Wikipedia, CC BY-SA 3.0, <u>https://commons.wikimedia.org/w/index.php?curid=40852354</u>

Safe Sequential Circuits

- Clocked elements on feedback, perhaps outputs
 - Clock signal synchronizes operation
 - Clocked elements hide glitches/hazards



Autopilot Revisited



Waveform Diagrams Revisited

- Easiest to start with CLK on top
 - Solve signal by signal, from inputs to outputs
 - Can only draw the waveform for a signal if *all* of its input waveforms are drawn
- When does a signal update?
 - A state element updates based on CLK triggers
 - A combinational element updates ANY time ANY of its inputs changes

Example: SDS Waveform Diagram

* Assume: t_{C2Q} = 3 ticks, t_{XOR} = 2 ticks, t_{NOT} = 1 tick; $t_s = t_h = 0$



Verilog: Basic D Flip-Flop, Register

```
module basic_D_FF (q, d, clk);
output logic q; // q is state-holding
input logic d, clk;
always_ff @(posedge clk)
q <= d; // use <= for clocked elements
endmodule</pre>
```



```
module basic_reg (q, d, clk);
output logic [7:0] q;
input logic [7:0] d;
input logic clk;
bus widths of 8
always_ff @(posedge clk)
q <= d;
endmodule</pre>
```



Procedural Blocks

- * always: loop to execute over and over again
 - Block gets triggered by a sensitivity list
 - Any object that is assigned a value in an always statement must be declared as a variable (logic or reg).
 - Example:
 - always @ (posedge clk)
- * always_ff: special SystemVerilog for SL
 - Only for use with sequential logic signal intent that you want flip-flops
 - Example:
 - always_ff @ (posedge clk)

Blocking vs. Nonblocking

- Blocking statement (=): statement effects evaluated sequentially
 - Resembles programming languages
- Nonblocking statement (<=): statement effects evaluated "in parallel"</p>
 - Resembles hardware

```
always_ff @ (posedge clk)
                                     always_ff @ (posedge clk)
begin
                                     begin
                                        b <= a;
   b
      = a:
                                        c <= b;
      = b;
                                     end
end
                                                       0В
                  Юв
                                                             ())C
                                                       D Q
en0
                  ര
```

SystemVerilog Coding Guidelines

- 1) When modeling sequential logic, use *nonblocking* assignments
- 2) When modeling combinational logic with an always_comb block, use *blocking* assignments
- 3) When modeling both sequential and combinational logic within the same always_ff block, use nonblocking assignments
- 4) Do not mix blocking and nonblocking assignments in the same always_* block
- 5) Do not make assignments to the same variable from more than one always_* block

Verilog: Reset Functionality



Option 1: synchronous reset

Verilog: Reset Functionality



Option 2: asynchronous reset

```
module D_FF1 (q, d, reset, clk);
output logic q; // q is state-holding
input logic d, reset, clk;
always_ff @(posedge clk or posedge reset)
if (reset)
q <= 0; // on reset, set to 0
else
q <= d; // otherwise pass d to q
endmodule
```

Verilog: Simulated Clock

- For simulation, you need to generate a clock signal:
 - For entirety of simulation/program, so use always block



Verilog Testbench with Clock

```
module D_FF_testbench;
           logic CLK, reset, d; 
logic q; 
Simulated inputs
Dut atput
           logic q;
         parameter PERIOD = 100;
togele torm D_FF dut (.q, .d, .reset, .CLK); // Instantiate the D_FF
          initial CLK <= 0;</pre>
                                               // Set up clock
          (always #(PERIOD/2) CLK<= ~CLK;
                                            these occur just after clock triggers
          initial begin
                                                    // Set up signals
                d <= 0; reset <= 1;
 f=0
\neq = 100 | \longrightarrow @(posedge CLK); reset <= 0;
\begin{array}{c} \not \leftarrow = 2 \infty & \longrightarrow @(\text{posedge CLK}); \ d <= 1; \\ \not \leftarrow = 3 \infty & \longrightarrow @(\text{posedge CLK}); \ d <= 0; \end{array}
\leftarrow 400 \rightarrow @(posedge CLK); #(PERIOD/4) d <= 1;
\leftarrow=500 \longrightarrow @(posedge CLK);
                                   no statement here // end the simulation
           $stop();
                                      by choice
           end
        endmodule
```

Timing Controls

- * Delay: #<time>
 - Delays by a specific amount of simulation time
 - Can do calculations in <time>
 - Examples: #(PERIOD/4), #50
- & Edge-sensitive: @(<pos/negedge> signal)
 - Delays next statement until specified transition on signal
 - Example: @(posedge CLK)
- * Level-sensitive Event: wait(<expression>)
 - Delays next statement until <expression> evaluates to TRUE
 - Example: wait(enable == 1)

ModelSim Waveforms



Summary (1/2)

- State elements controlled by clock
 - Store information
 - Control the flow of information between other state elements and combinational logic
- Registers implemented from flip-flops
 - Triggered by CLK, pass input to output, can reset
- Critical path constrains clock rate
 - Timing constants: setup time, hold time, clk-to-q delay, propagation delays

Summary (2/2)

Generating a clock

- Manually create using always block
- Need to decide on period
- Blocking vs. Non-blocking
 - Blocking: Statements executed "in series"
 - Non-blocking: Statements executed "in parallel"
 - Always use non-blocking for clocked elements
- Synchronous vs. Asynchronous
 - Whether signals are controlled by clock or not