Intro to Digital Design Finite State Machines

Instructor: Justin Hsia

Teaching Assistants:

Emilio Alcantara Eujean Lee

Naoto Uemura Pedro Amarante


Wen Li

Relevant Course Information

- Quiz 1 grades should be out on Gradescope tonight
 - Both the quiz and solutions will be added to the question bank on the course website
- Lab 5 Verilog implementation of FSMs
 - Step up in difficulty from Labs 1-4 (worth 100 points)
 - Bonus points for minimal logic 110 max possible
 - Simplification through design (Verilog does the rest)

Review of Timing Terms

Clock: steady square wave that synchronizes system



- Flip-flop: one bit of state that samples every rising edge of CLK (positive edge-triggered)
- Register: several bits of state that samples on rising edge of CLK (positive edgetriggered); often has a RESET
- Setup Time: when input must be stable before CLK trigger
- Hold Time: when input must be stable after CLK trigger
- CLK-to-Q Delay: how long it takes output to change from CLK trigger

SDS Timing Question (all times in ns) $t_{hald} \leq t_{input,i} \leq t_{period} - t_{setup}$




The circuit below has the following timing parameters

•
$$t_{\text{period}} = 20, t_{\text{setup}} = 2$$

•
$$t_{XOR} = t_{OR} = 5$$
, $t_{NOT} = 4$

Input changes 1 ns after clock trigger



* What is the max $t_{\rm C2Q}$? $t_{\rm sofup}$ constraint $t_{\rm input,n} - last$ time a register input changes

$$\frac{\mathcal{L}_{C2Q} + \mathcal{L}_{NOT} + \mathcal{L}_{XOR} + \mathcal{L}_{OR} \leq \mathcal{L}_{periol} - \mathcal{L}_{setup}}{4 + 5 + 5} = \frac{\mathcal{L}_{C2Q} \leq 4 \text{ ns}}{20 - 2}$$

* If $t_{C2O} = 3$, what is the max t_{hold} ? t_{hold} Constraint


 $1 \text{ ns} + \mathcal{E}_{xor} \ge \mathcal{E}_{hold}$

Outline


- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

Flip-Flop Realities: Gating the Clock

- Delay can cause part of circuit to get out of sync with rest
 - More timing headaches!
 - Adds to clock skew



Hard to track non-uniform triggers




❖ NEVER GATE THE CLOCK!!!

Flip-Flop Realities: External Inputs

- External inputs aren't synchronized to the clock
 - If not careful, can violate timing constraints
- What happens if input changes around clock trigger?

Flip-Flop Realities: Metastability

- Metastability is the ability of a digital system to persist for an unbounded time in an unstable equilibrium or metastable state
 - Circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation
 - Unpredictable behavior or random value
 - https://en.wikipedia.org/wiki/Metastability in electronics
- State elements can help reject transients
 - Longer chains = more rejection, but longer signal delay




Outline

- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

Finite State Machines (FSMs)

- A convenient way to conceptualize computation over time
 - Function can be represented with a state transition diagram
 - You've seen these before in CSE311
- New for CSE369: Implement FSMs in hardware as synchronous digital systems
 - Flip-flops/registers hold "state"
 - Controller (state update, I/O)
 implemented in combinational logic




State Diagrams

- An state diagram (in this class) is defined by:
 - A set of states S (circles)
 - An *initial state* s_0 (only arrow not between states)
 - A transition function that maps from the current input and current state to the output and the next state (arrows between states)
 - Note: We cover Mealy machines here; Moore machines put outputs on states, not transitions
- State transitions are controlled by the clock:
 - On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output

Example: Buggy 3 Ones FSM


FSM to detect 3 consecutive 1's in the Input



Hardware Implementation of FSM


- Register holds a representation of the FSM's state
 - Must assign a unique bit pattern for each state
 - Output is present/current state (PS/CS)
 - Input is next state (NS)

Combinational Logic implements transition function (state transitions +



FSM: Combinational Logic


- Read off transitions into Truth Table!
 - Inputs: Present State (PS) and Input (In)
 - Outputs: Next State (NS) and Output (Out)





PS	In	NS	Out
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1
state bits	input bits	^	↑


Implement logic for EACH output (2 for NS, 1 for Out)

FSM: Logic Simplification










FSM: Implementation

$$* NS_1 = PS_0 \cdot In$$

*
$$NS_0 = \overline{PS_1} \cdot \overline{PS_0} \cdot In$$

$$\bullet$$
 Out = PS₁ · In



- How do we test the FSM?
 - "Take" every transition that we care about!


State Diagram Properties

For S states, how many state bits do I use?

❖ For I inputs, what is the maximum number of transition arrows on the state diagram?

$$S \times 2^{I}$$






For s state bits and I inputs, how big is the truth table?


$$2^{I+s}$$

Vending Machine Example


- Vending machine description/behavior:
 - Single coin slot for dimes and nickels $\Rightarrow 2 \text{ inputs} \Rightarrow 4 \text{ transfrons}$
 - Releases gumball after ≥ 10 cents deposited
 - Gives no change




State Diagram:




Vending Machine State Table




PS	N	D	NS	Open
0	0	0	0	0
0	0	1	0	1
0	1	0	1	O
0	1	1	X	X
1	0	0	-1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	X	X





Vending Machine Implementation

- * Open = $D + PS \cdot N$
- $NS = \overline{PS} \cdot N + PS \cdot \overline{N} \cdot \overline{D}$




Outline

- Flip-Flop Realities
- Finite State Machines
- FSMs in Verilog

FSMs in Verilog: Overview

FSMs follow a very particular organizational structure:



- They can be implemented using the following design pattern:
 - 1) Define states and state variables
 - 2) Next state logic (ns)
 - 3) Output logic
 - 4) State update logic (ps)

FSMs in Verilog: Example

Arbitrary 3-state FSM that outputs 1 when two consecutive 1's are seen

on the input


2-bit state ps

clk and reset inputs


1-bit input w

1-bit output out

important to "initialize" hardware



```
module simpleFSM (clk, reset, w, out);
  input logic clk, reset, w;
  output logic out;
endmodule // simpleFSM
```



CSE369, Spring 2024


1/0

FSMs in Verilog: (1) State Declarations

```
module simpleFSM (clk, reset, w, out);
  input logic clk, reset, w;
                                                                            0/0
                                                                                      1/1
  output logic out;
  // State Encodings and variables
  // (ps = Present State, ns = Next State)
  enum logic [1:0] {S0=2'b00, S1=2'b01, S11=2'b10} ps, ns;4
                                                         explicit definition
 enumeration is restriction
                                                         of binary encoding
                           defines new constants for
                             these variables
endmodule // simpleFSM
```


FSMs in Verilog: (2) Next State Logic

```
module simpleFSM (clk, reset, w, out);
  ... // (0) port declarations
  ... // (1) state encodings and variables
 // Next State Logic (ns)
 always_comb
   case (ps)
     S0: if (w) ns = S1;
          else ns = S0;
     S1: if (w) ns = S11;
          else ns = S0;
     S11: if (w) ns = S11;
          else ns = S0;
   endcase
endmodule // simpleFSM
```



FSMs in Verilog: (2) Output Logic


```
module simpleFSM (clk, reset, w, out);
  ... // (0) port declarations
  ... // (1) state encodings and variables
  ... // (2) Next State Logic (ns)
  // Output Logic - could have been in "always" block
  // or part of Next State Logic.
  assign out = (ns == S11);
                          output 1 from any transition going into S11 (checking ns, not ps)
endmodule // simpleFSM
```



CSE369, Spring 2024

FSMs in Verilog: (2) Output Logic

```
module simpleFSM (clk, reset, w, out);
  ... // (0) port declarations
  ... // (1) state encodings and variables
  ... // (2) Next State Logic (ns)
  ... // (3) Output Logic
  // State Update Logic (ps)
  always_ff @(posedge clk)
    if (reset)
                                    update state
(or reset)
on clock trigger
      ps <= S0; //"initial" state
    else
endmodule // simpleFSM
```



CSE369, Spring 2024

Reminder: Blocking vs. Non-blocking

- NEVER mix in one always block!
- Each variable written in only one always block

Blocking (=) in CL:

```
// Output logic
assign out = (ns == S11);
// Next State Logic (ns)
always_comb
  case (ps)
    S0: if(w) ns = S1;
         else ns = S0;
    S1: if(w) ns = S11;
         else ns = S0;
    S11: if (w) ns = S11;
         else ns = S0;
  endcase
```

Non-blocking (<=) in SL:

```
// State Update Logic (ps)
always_ff @(posedge clk)
  if (reset)
    ps <= S0;
else
    ps <= ns;</pre>
```

One or Two Blocks?

- We showed the state update in two separate blocks:
 - always_comb block that calculates the next state (ns)
 - always_ff block that defines the register (ps updates to last ns on clock trigger)
- Can this be done with a single block?
 - If so, which one: always_comb or always_ff

means we need to use non-blocking statements


Oné or Two Blocks? your choice!

```
always_comb
  case (ps)
    S0: if(w) ns = S1;
        else ns = S0;
   S1: if (w) ns = S11;
        else ns = S0;
   S11: if (w) ns = S11;
        else ns = S0;
  endcase
always_ff @(posedge clk)
  if (reset)
   ps <= S0;
 else
   ps <= ns;
```

```
always_ff @(posedge clk)
  if (reset)
    ps <= S0;
  else
    case (ps)
      S0: if (w) ps <= S1;
           else ps <= S0;</pre>
      S1: if (w) ps <= S11;
           else ps <= S0;
      S11: if (w) ps <= S11;
           else ps <= S0;</pre>
    endcase
```


FSMs Test Bench (1/2)

```
module simpleFSM_tb ();
  logic clk, reset, w, out;
 // instantiate device under test
  simpleFSM dut (.clk, .reset, .w, .out);
 // generate simulated clock
  parameter CLOCK_PERIOD=100;
  initial begin
    clk <= 0;
    forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
  end
  ... // generate test vectors
endmodule // simpleFSM tb
```





FSMs Test Bench (2/2)

```
// generate test vectors
  initial begin
    reset <= 1; w <= 0; @(posedge clk); // reset
                        @(posedge clk); // 4 cycles of 0 input
    reset <= 0;
                        @(posedge clk);
                        @(posedge clk);
                        @(posedge clk);
                w \leftarrow 1; @(posedge clk);
                w \leftarrow 0; @(posedge clk);
                w <= 1; @(posedge clk); // 4 cycles of 1 input
                        @(posedge clk);
                        @(posedge clk);
                        @(posedge clk);
                w \leftarrow 0; @(posedge clk);
                        @(posedge clk); // extra cycle
    $stop; // pause the simulation
 end
endmodule // simpleFSM tb
```



Testbench Waveforms





Summary

- Gating the clock and external inputs can cause timing issues and metastability
- FSMs visualize state-based computations
 - Implementations use registers for the state (PS) and combinational logic to compute the next state and output(s)
 - Mealy machines have outputs based on state transitions
- FSMs in Verilog usually have separate blocks for state updates and CL
 - Blocking assignments in CL, non-blocking assignments in SL
 - Testbenches need to be carefully designed to test all state transitions