CSE 369 Section 2


Modules and Gates

Administrivia

- Lab kit pickups: If you haven't picked up a kit yet, please come to any office hours as soon as possible (<u>weekly calendar</u>).
- Lab 1&2: Report due next Wednesday (4/10) @ 2:30 pm, demo by last OH on Friday (4/12), but expected during your assigned slot.
- Lab 3: Report due 4/17, demo by last OH on 4/19 (a week after lab 1&2)




SystemVerilog Review



What is SystemVerilog?

- SystemVerilog is a Hardware Description Language (HDL).
 - We can describe digital circuits in code!


```
module AOI (F, A, B, C, D);
output logic F;
input logic A, B, C, D;
assign F = ~((A & B) | (C & D));
endmodule
```



- Different from your normal programming language:
 - The language primitives are fundamentally different (*e.g.*, wires and gates instead of variables).
 - Hardware execution is **concurrent** (*i.e.*, hardware never goes away and is constantly computing), as opposed to **sequential** software execution (*i.e.*, one instruction at a time).

Modules

- The basic building block in SystemVerilog is the **module**, which represents connected "black boxes" in our designs.
 - One *definition*, enclosed between the keywords **module** and **endmodule**. Ο
 - As many *instances* as desired, each identified uniquely by name. Ο



s4

port connections (here, explicit)

gate1

(AOI)

s0

Logic Gates

- Basic gates can be specified using operators:
 - • is a 1-input NOT
 - & is a 2-input AND
 - is a 2-input OR
 - All other gates can be built from combinations of these
- Other gate variants can be instantiated as built-in modules:
 - o <gate> <instance_name> (output, input, ...);
 - e.g., and g1 (F, A, B, C, D); // 4-input AND gate named g1

Combinational Logic in SystemVerilog

- **assign** a single continuous assignment statement
 - The specified relationship will hold true for ALL time.
 - *e.g.*, assign F = ~((A & B) | (C & D));
 - Can have as many assign statements as needed, but each must set a *different* signal (*i.e.*, no contention/conflicts).

Signals in SystemVerilog

- Basics:
 - "Variables" still need to be declared but correspond to either wires (wire) or variable voltage sources (reg)
 - We will use logic for everything in this class (compiler resolves to wire/reg)
 - A bus (multi-bit variable) can be declared by adding a dimension to the variable type (*e.g.*, logic [2:0])


Signals in SystemVerilog


- Basics:
 - "Variables" still need to be declared but correspond to either wires (wire) or variable voltage sources (reg)
 - We will use logic for everything in this class (compiler resolves to wire/reg)
 - A bus (multi-bit variable) can be declared by adding a dimension to the variable type (*e.g.*, logic [2:0])
- Signal manipulation:
 - **bus**[**#**] Get and individual value from a bus
 - **bus**[**#:#**] Get a group/slice of values from a bus
 - { sig, sig, ... } (concatenation) Create a new bus from an ordered collection of existing signals
 - {N{sig}} (replication) Create a new bus from N copies of a signal

Coding Exercises

Exercise 1


- Write a SystemVerilog module that implements the Seat Belt Light circuit from Lecture 1:
 - SeatBeltLight (DriverBeltIn, PassengerBeltIn, Passenger)
 - Don't mix-and-match use either all built-in operators or all built-in gates






• Module skeleton

```
module seatbelt_light
                          (input logic DBI, PBI, P,
                           output logic SBL);
endmodule // seatbelt_light
```




• **Version 1:** using built-in operators, single assignment

```
module seatbelt_light_ops1(input logic DBI, PBI, P,
                           output logic SBL);
  assign SBL = (~DBI) | (P & ~PBI);
endmodule // seatbelt_light_ops1
```




• **Version 2:** using built-in operators, with intermediate signals

```
module seatbelt_light_ops2(input logic DBI, PBI, P,
                           output logic SBL);
  // Intermediate signals
  logic NOT_DBI, NOT_PBI, A;
endmodule // seatbelt_light_ops2
```



• **Version 2:** using built-in operators, with intermediate signals

```
module seatbelt_light_ops2(input logic DBI, PBI, P,
                          output logic SBL);
 // Intermediate signals
  logic NOT_DBI, NOT_PBI, A;
 // Individual signal assignments
  assign NOT_DBI = ~DBI;
  assign NOT_PBI = ~PBI;
 assign A = P & NOT_PBI;
  assign SBL = A | NOT_DBI;
endmodule // seatbelt_light_ops2
```



• Version 3: using built-in gates

```
module seatbelt_light_gate(input logic DBI, PBI, P,
                          output logic SBL);
 // Intermediate signals
  logic NOT_DBI, NOT_PBI, A;
 // Individual signal assignments
  not gate1(NOT_DBI, DBI); // ~DBI
 not gate2(NOT_PBI, PBI); // ~PBI
 and gate3(A, P, NOT_PBI); // P & ~PBI
  or gate4(SBL, A, NOT_DBI); // A | NOT_DBI
endmodule // seatbelt_light_gate
```

Comparator

- Circuit that compares two numbers.
 - Inputs:

• Outputs:

- A: first number
- B: second number
- Inputs assumed signed
- is_gt(>): A > B
- is_eq(=): A == B
- is_lt(>): A < B

Comparator

А в

- Circuit that compares two numbers.
 - Inputs: Outputs: Ο Ο
 - A: first number
 - B: second number
 - Inputs assumed *signed* **is_lt** (>): A < B


■ is_gt(>): A > B

- is_eq(=): A == B
- For simplicity, we will take advantage of the subtraction/minus (-) operator in Verilog.
 - is_lt: (Most significant bit of A-B) == 1 (negative) Ο
 - is_eq: NOR all bits of A-B Ο
 - is_gt: (MSB of A-B) == 0 AND ~is_eq Ο
 - Note: these fail some edge cases but we will ignore those for now. Ο

Exercise 2

• Create a comparator module for 3-bit inputs.


• Module skeleton



А

B


endmodule // comparator



• Compute intermediate result

```
module comparator (input logic [3:0] A, B,
                   output logic is_lt, is_gt, is_eq);
 // subtraction result (intermediate)
  logic [2:0] sub;
  assign sub = A - B;
endmodule // comparator
```

• Compute outputs



Block Diagrams

- **Block diagrams** are the basic design tool for digital logic.
 - \circ The diagram itself is a module \rightarrow inputs and outputs shown and connected.
 - Major components are represented by blocks ("black boxes") with their internals abstracted away \rightarrow each block becomes its own module.
 - All ports for each block should be shown and labeled and connected to the appropriate part(s) of the rest of the system \rightarrow sets your port connections.
 - Wires and gates can be added/shown as needed.


Block Diagrams


- **Block diagrams** are the basic design tool for digital logic.
 - \circ The diagram itself is a module \rightarrow inputs and outputs shown and connected.
 - Major components are represented by blocks ("black boxes") with their internals abstracted away \rightarrow each block becomes its own module.
 - All ports for each block should be shown and labeled and connected to the appropriate part(s) of the rest of the system \rightarrow sets your port connections.
 - Wires and gates can be added/shown as needed.
- From <u>Wikipedia</u>: The goal is to "[end] in block diagrams detailed enough that each individual block can be easily implemented."
 - For designs that involve multiple modules, should always create your block diagram *before* coding anything!

Block Diagram Examples

• MUX2 from AOI (Lecture 2)








Exercise 3


- Create a magic number guessing game using the comparator module:
 - Your system should have a "secret" hard-coded number (you choose!).
 - Reminder: a constant in SystemVerilog looks like 3 'b001.
 - SW[2:0] is the user's guess.
 - KEY[0] is pressed this when the user is ready to check their guess (check).
 - KEYs are *active-low* (*i.e.*, 0 is "on").
 - LEDs should indicate the outcome of the guess if **check** is asserted:
 - LEDR[0] should light up if the guess > the secret number (signed comparison).
 - LEDR[1] should light up if the guess == the secret number.
 - LEDR[2] should light up if the guess < the secret number (signed comparison).
- 1) Draw a block diagram of your proposed system
- 2) Implement the system in SystemVerilog


































- Module skeleton
 - Need DE1-SoC ports to use with hardware.

```
module guessing_game (
  output logic [9:0] LEDR,
  input logic [3:0] KEY,
  input logic [9:0] SW
);
endmodule // guessing_game
```

- Define intermediate signals
 - Needed for module port connections and output computations.

```
module guessing_game (
    output logic [9:0] LEDR,
    input logic [3:0] KEY,
    input logic [9:0] SW
);
    logic is_lt, is_eq, is_gt;
```

endmodule // guessing_game

Module instantiation

- Hard-coding the secret number directly into a port.
- Ordering of A and B connections matters (subtraction is not commutative).
- Ordering of ports when using explicit connections doesn't matter.

```
module guessing_game (
  output logic [9:0] LEDR,
  input logic [3:0] KEY,
  input logic [9:0] SW
);
  logic is_lt, is_eq, is_gt;
  comparator number_comparator (
    .A(SW[2:0]),
    .B(3'b001), // secret number
    .is_lt(is_lt),
    .is_eq(is_eq),
    .is_gt(is_gt)
  );
```

endmodule // guessing_game

• Compute outputs

 Ordering of assignments doesn't matter because we're describing hardware – could have been above comparator instantiation!

```
module guessing_game (
  output logic [9:0] LEDR,
  input logic [3:0] KEY,
  input logic [9:0] SW
);
  logic is_lt, is_eq, is_gt;
  comparator number_comparator (
    .A(SW[2:0]),
    .B(3'b001), // secret number
    .is_lt(is_lt),
    .is_eq(is_eq),
    .is_gt(is_gt)
  );
  assign LEDR[0] = is_lt & ~KEY[0];
  assign LEDR[1] = is_eq & ~KEY[0];
  assign LEDR[2] = is_gt & ~KEY[0];
endmodule // guessing_game
```