# Intro to Digital Design Verilog Basics 

Instructor: Justin Hsia

Teaching Assistants:
Caitlyn Rawlings
Donovan Clay
Emilio Alcantara
Joy Jung
Naoto Uemura

## Relevant Course Information

* Lab demo slots have been assigned on Canvas
* Lab 1 \& 2 - Basic Logic and Verilog
- Digit(s) recognizer using switches and LED
- For full credit, find minimal logic
- Check the lab report requirements closely
* If you haven't done so yet, pick up a lab kit ASAP from CSE 003 when TAs are present (labs + support hours)
- White lab kit + Okiocam

Practice Question:

* Write out the Boolean Algebra expression for Q for the following circuit. No simplification necessary.


Practice Question:
Demorgan's:

$$
\begin{aligned}
& =D 0-\Leftrightarrow=D^{-} \\
& \Rightarrow D 0-\Leftrightarrow=D-
\end{aligned}
$$

: Implement the Boolean expression $\mathrm{B}(\mathrm{A}+\mathrm{C})$ with the fewest number of a single universal gate. What does your solution look like?
WAND:


NoR:


WAND:
$A B+B C$

3 NAN

## Lecture Outline

* Thinking About Hardware
* Verilog Basics
* Waveform Diagrams
* Debugging in Verilog


## Verilog

* Programming language for describing hardware
- Simulate behavior before (wasting time) implementing
- Find bugs early
- Enable tools to automatically create implementation
* Syntax is similar to C/C++/Java, but behavior is very different
- VHDL (the other major HDL) is more similar to ADA
* Modern version is SystemVerilog
- Superset of previous; cleaner and more efficient


## Verilog: Hardware Descriptive Language

* Although it looks like code:
* Keep the hardware in mind:

```
module myModule (F, A, B, C);
    output logic F;
    input logic A, B, C;
    logic AN, AB, AC;
    nand gate1(AB,AN, B);
    nand gate2(AC, A, C);
    nand gate3( F,AB,AC);
    not not1(AN, A);
    endmodule
```



## Verilog Primitives

* Nets (wire): transmit value of connected source
- Problematic if connected to two different voltage sources
- Can connect to many places (always possible to "split" wire)
* Variables (reg): variable voltage sources
" Can "drive" by assigning arbitrary values at any given time
- SystemVerilog: variable logic can be used as a net, too
* Logic Values
- 0 = zero, low, FALSE
- 1 = one, high, TRUE
- X = unknown, uninitialized, contention (conflict)
- Z = floating (disconnected), high impedance


## Verilog Primitives

* Gates:

| Gate | Verilog Syntax |
| :---: | :---: |
| NOT a | $\sim a$ |
| a AND b | a \& b |
| a OR b | a \| b |
| a NAND b | $\sim(\mathrm{a} \& \mathrm{~b})$ |
| a NOR b | $\sim(\mathrm{a} \mathrm{\mid} \mathrm{~b})$ |
| a XOR b | $\mathrm{a}{ }^{\wedge} \mathrm{b}$ |
| a XNOR b | $\sim\left(\mathrm{a}^{\wedge} \mathrm{b}\right)$ |

* Modules: "classes" in Verilog that define blocks
- Input: Signals passed from outside to inside of block
- Output: Signals passed from inside to outside of block inputs



## Verilog Execution

* Physical wires transmit voltages (electrons) nearinstantaneously
- Wires by themselves have no notion of sequential execution
* Gates and modules are constantly performing computations
- Can be hard to keep track of!
\% In pure hardware, there is no notion of initialization
- A wire that is not driven by a voltage will naturally pick up a voltage from the environment


## Lecture Outline

* Thinking About Hardware
* Verilog Basics
* Waveform Diagrams
* Debugging in Verilog


## Using an FPGA



## Structural Verilog


// Verilog code for AND-OR-INVERT gate
module name ports (connections to block)
module AOI (F, A, B, C, D);
port output logic $F$;
type input $\operatorname{logic~A,~B,~C,~D;~}$

// end of Verilog code

## Verilog Wires


// Verilog code for AND-OR-INVERT gate

```
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    logic AB, CD, O; // now necessary
    assign AB = A & B;
    assign CD = C & D;
    assign O = AB | CD;
    assign F = ~0;
endmodule
```


## Verilog Gate Level


// Verilog code for AND-OR-INVERT gate
module AOI (F, A, B, C, D);
output logic F;
input logic A, B, C, D;
logic $A B, C D, 0 ; / /$ now necessary
module
type
$C$ instance name port connections
and $\mathrm{al}(\mathrm{AB}, \mathrm{A}, \mathrm{B})$;
and a2(CD, C, D); $L$ was:
assign $A B=A$ \& $B ;$
or o1(0, AB, CD);
not $\mathrm{n} 1(\mathrm{~F}, 0)$;
endmodule

## Verilog Hierarchy

// Verilog code for 2-input multiplexer module AOI (F, A, B, C, D);
Toutput logic F;
input logic A, B, C, D;
assign $\mathrm{F}=\sim((\mathrm{A} \& \mathrm{~B}) \mid(\mathrm{C} \& \mathrm{D}))$;
endmodule

module MUX2 (V, SEL, I, J); // 2:1 multiplexer
if $S E L==0, V=J$
if $S E L==1, V=I$ output logic V;
input logic SEL, I, J; logic SELN, VN;
$\square$ primitive (built-in) not G1 (SELN, SEL);
to port AOI G2 (.F(VN), .A(I), .B(SEL), .C(SELN), .D(J)); not G3 (V, VN);
endmodule

## Technology

## Break

## Lecture Outline

* Thinking About Hardware
* Verilog Basics
* Waveform Diagrams
* Debugging in Verilog


## Signals and Waveforms

* Signals transmitted over wires continuously
- Transmission is effectively instantaneous (a wire can only contain one value at any given time)
- In digital system, a wire holds either a 0 (low voltage) or 1 (high voltage)



## Signal Grouping



## Circuit Timing Behavior

* Simple Model: Gates "react" after fixed delay
* Example: Assume delay of all gates is 1 ns (= 3 ticks)



## Circuit Timing: Hazards/Glitches

* Circuits can temporarily go to incorrect states!
- Assume 1 ns delay (3 ticks) for all gates



## Verilog Buses


// Verilog code for AND-OR-INVERT gate

```
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    declare bus 分:0] w; // necessary
    width
    assign w[0] = A & B;
    assign w[1] = C & D;
    assign w[2] = w[0] | w[1];
    assign F = ~w[2];
        individual wire of bus
endmodule
```


## Verilog Signal Manipulation

* Bus definition: [ $n-1: 0$ ] is an $n$-bit bus
- Good practice to follow bit numbering notation
- Access individual bit/wire using "array" syntax (e.g., bus[1])
- Can access sub-bus using similar notation (e.g., bus[4:2])

- n is width, b is radix specifier ( $b$ for binary), \#s are digits of number

* Concatenation: \{sig, ..., sig\}
- Ordering matters; result will have combined widths of all signals
* Replication operator: $\{n\{m\}\}$
- repeats value $m, n$ times


## Practice Question

```
    width5
logic [4:0] apple;
logic [3:0]+h] pear;
logic [9:00] orange;
assign apple = 5'd20; \longrightarrow5'b10100
assign pear = {1'b0, apple[2:1], apple[4]};
{0, 10, 1}
```

* What's the value of pear?

$$
\text { 4'b0101 }=5 \text { (across } 4 \text { wives) }
$$

* If we want orange to be the sign-extended version of apple,


$$
\text { assign orange }=\{\{5\{\text { apple }[4]]\}, \text { apple }\} ;
$$

## Lecture Outline

* Thinking About Hardware
* Verilog Basics
* Waveform Diagrams
* Debugging in Verilog


## Testbenches

* Needed for simulation only!
- Software constraint to mimic hardware
* ModelSim runs entirely on your computer
- Tries to simulate your FPGA environment without actually using hardware - no physical signals available
- Must create fake inputsfor FPGA's physical connections
- e.g., LEDR, HEX, KEY, SW, CLOCK_50
* Unnecessary when code is loaded onto FPGA

Need to define both input signal combinations as well as their timing

## 

module MUX2_tb (); vanables logic SEL, I, J; // variables remember values

```
c
// acts as net for reading output
```

    initial // build stimulus (test vectors)
    ```
    initial // build stimulus (test vectors)
"{"begin // start of "block" of code
    {SEL, I, J} = 3'b100; #10; // t=0: S=1, I=0, J=0 -> V=0
    I = 1; #10; // t=10: S=1, I=1, J=0 -> V=1
    SEL = 0; #10; // t=20: S=0, I=1, J=0 -> V=0
    J = 1; #1 0; // t=30: S=0, I=1, J=1 -> V=1
"}"end // end of "block" of{ code
    "Device Under Test" Ctime delay
    MUX2 dut (.V, .SEL, .I, .J);
```

endmodule // MUX2_tb

## Better Verilog Testbench

```
module MUX2_tb ();
    logic SEL, I, J; // registers remember values
    logic V; // acts as net for reading output
    int i;
    initial // build stimulus (test vectors)
    begin // start of "block" of code
        for(i = 0; i < 8; i = i + 1) begin
        {SEL, I, J} = i; #10; < this runs through
        end
    end // end of "block" of code
    MUX2 DUT (.V, .SEL, .I, .J);
endmodule // MUX2_tb

\section*{Debugging Example (Demo)}

2-input MUX

* Check MUX2_tb waveforms:
expected:

* Identify buggy component(s) and dive deeper as necessary until bug is found
- Demo: check NOT gates then check AND, OR gates

\section*{Debugging Circuits}
* Complex circuits require careful debugging
- Test as you go; don't wait until the end (system test)
- Every module should have a testbench (unit test)
1) Test all behaviors
- All combinations of inputs for small circuits, subcircuits
2) Identify any incorrect behaviors
3) Examine inputs \& outputs to find earliest place where value is wrong
- Typically trace backwards from bad outputs, forwards from inputs
- Look at values at intermediate points in circuit

\section*{Hardware Debugging}
* Simulation (ModelSim) is used to debug logic design and should be done thoroughly before touching FPGA
- Unfortunately ModelSim is not a perfect simulator
* If interfacing with other circuitry (e.g., breadboard), will also need to debug circuitry layout there
- Similar process, but with power sources (inputs) and voltmeters (probe the wires)
- Often just a poor electrical connection somewhere
* Sometimes things simply fail
- All electrical components fail eventually, whether you caused it to or not

\section*{Summary}
* Verilog is a hardware description language (HDL) used to program your FPGA
- Programmatic syntax used to describe the connections between gates and registers
* Waveform diagrams used to track intermediate signals as information propagates through CL
* Hardware debugging is a critical skill
- Similar to debugging software, but using different tools```

