

# Intro to Digital Design

## FSM Design, MUXes, Adders

**Instructor:** Justin Hsia

**Teaching Assistants:**

Caitlyn Rawlings

Emilio Alcantara

Naoto Uemura

Donovan Clay

Joy Jung

# Relevant Course Information

- ❖ Lab 6 – Connecting multiple FSMs in Tug of War game
  - *Bigger* step up in difficulty from Lab 5
  - Putting together complex system – interconnections!
  - Bonus points for smaller resource usage

# Clock Divider (not for simulation)

CLOCK\_50: 50 MHz clock on your FPGA

## ❖ Why/how does this work?

use `divided_clocks [#]` everywhere else in your system

```
// divided_clocks[0]=25MHz, [1]=12.5Mhz, ...
module clock_divider (clock, divided_clocks);
  input logic clock;
  output logic [31:0] divided_clocks;


  initial
    divided_clocks = 0;

  always_ff @(posedge clock)
    divided_clocks <= divided_clocks + 1;

endmodule
```

32 slower "clocks"

changes every fourth trigger  
 changes every other trigger  
 changes every clock trigger





divided\_clocks = 32'b 0...000  
 32'b 0...001  
 0...010  
 0...011  
 0...100

# Outline

- ❖ **FSM Design**
- ❖ Multiplexors
- ❖ Adders

# FSM Design Process

- 1) Understand the problem 
- 2) Draw the state diagram  
*311 knowledge*
- 3) Use state diagram to produce state table  
*read off transitions*
- 4) Implement the combinational control logic  
*CL + SL*  
*gates + registers*



# Practice: String Recognizer FSM


- ① Draw the FSM
- ② Truth Table
- ③ Simplify Logic
- ④ Circuit Diagram

❖ Recognize the string 101 with the following behavior

■ Input: 1 0 0 1 0 1 0 1 1 0 0 1 0

■ Output: 0 0 0 0 0 0 1 0 1 0 0 0 0 0

❖ State diagram to implementation:



③

In	PS	00	01	11	10
	0	0	1	X	0
In	PS	00	01	11	10
	1	0	0	X	0

$NS_1 = \overline{In} \cdot PS_0$

In	PS	00	01	11	10
	0	0	0	X	0
In	PS	00	01	11	10
	1	1	1	X	1

$NS_0 = In$


In	PS	00	01	11	10
	0	0	0	X	0
In	PS	00	01	11	10
	1	0	0	X	1

$out = In \cdot PS_1$

②

PS	In	NS	out
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	1
10	0	00	0
10	1	10	1
11	0	X	X
11	1	X	X

④



# HDL Organization


- ❖ Most problems are best solved with multiple pieces – how to best organize your system and code?
- ❖ Everything is computed in parallel
  - We use routing elements (next lecture) to select between (or ignore) multiple outcomes/parts
  - This is why we use block diagrams and waveforms
- ❖ A module is not a *function*, it is closest to a *class*
  - Something that you *instantiate*, not something that you *call* – hardware cannot appear and disappear spontaneously
  - Should treat modules as *resource managers* rather than temporary helpers
    - This can include having internal modules

# Subdividing FSMs Example

## ❖ “Psychic Tester”

- Machine generates a 4-bit pattern  $2^4 = 16$  patterns
- User tries to guess 8 patterns in a row to be deemed psychic  
*0-7 correct guesses so far (8 total)*

## ❖ States?






# Example: Plan First with Block Diagram

## ❖ Pieces?

- Generate/pick pattern
- User input (guess)
- Check guess
- Count correct guesses



# Example: Blocks → Modules

## ❖ Pieces?

### ■ Generate/pick pattern

- `module genPatt(pattern, next, clock);`

### ■ User input (guess)

- `module userIn(guess, enable, KEY);`

### ■ Check guess

- `module checkGuess(correct, guess, pattern);`

### ■ Count correct guesses

- `module countRight(psychic, next, correct, enable, clock);`

# Example: Implementation & Testing


- 1) Create individual submodules
- 2) Create submodules test benches – test as usual
  - CL – run through all input combinations
  - SL – take every transition that you care about
- 3) Create top-level module
  - Create instance of each submodule
  - Create wires/nets to connect signals between submodules, inputs, and outputs
- 4) Create top-level test bench
  - Goal is to check the interconnections between submodules – does input/state change in one submodule trigger the expected change in other submodules?

# Outline

- ❖ FSM Design
- ❖ **Multiplexors**
- ❖ Adders

# Data Multiplexor


- ❖ Multiplexor (“MUX”) is a *selector*
  - Direct one of many ( $N = 2^s$ )  $n$ -bit wide inputs onto output
  - Called a  $n$ -bit,  $N$ -to-1 MUX
- ❖ Example:  $n$ -bit 2-to-1 MUX
  - Input  $S$  ( $s$  bits wide) selects between two inputs of  $n$  bits each



This input is passed to output if selector bits match shown value

# Review: Implementing a 1-bit 2-to-1 MUX

## ❖ Schematic:




## ❖ Truth Table:

s	a	b	c
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

## ❖ Boolean Algebra:


$$\begin{aligned}
 c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab \\
 &= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\
 &= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\
 &= \bar{s}(a(1) + s((1)b) \\
 &= \bar{s}a + sb
 \end{aligned}$$

## ❖ Circuit Diagram:



# 1-bit 4-to-1 MUX

## ❖ Schematic:



## ❖ Truth Table: How many rows? $2^6$


6 inputs

## ❖ Boolean Expression:

$$e = \bar{s}_1\bar{s}_0a + \bar{s}_1s_0b + s_1\bar{s}_0c + s_1s_0d$$

# 1-bit 4-to-1 MUX


- ❖ Can we leverage what we've previously built?
  - Alternative hierarchical approach:





# Multiplexers in General Logic

- ❖ Implement  $F = \overset{101}{X\bar{Y}Z} + \overset{010}{\overset{110}{Y\bar{Z}}}$  with a 8:1 MUX



# Technology Break

# Outline

- ❖ FSM Design
- ❖ Multiplexors
- ❖ **Adders**

# Review: Unsigned Integers

- ❖ Unsigned values follow the standard base 2 system
  - $b_7b_6b_5b_4b_3b_2b_1b_0 = b_72^7 + b_62^6 + \dots + b_12^1 + b_02^0$
- ❖ In  $n$  bits, represent integers 0 to  $2^n - 1$
- ❖ Add and subtract using the normal “carry” and “borrow” rules, just in binary

$$\begin{array}{r}
 63 \quad \quad \quad \begin{array}{c} \text{Carry} \\ 111 \\ \hline \end{array} \\
 + \underline{8} \quad \quad + \underline{00001000} \\
 71 \quad \quad \quad 01000111
 \end{array}$$

$$\begin{array}{r}
 64 \quad \quad \quad \begin{array}{c} \text{borrow} \\ \curvearrowright 222 \\ \hline \end{array} \\
 - \underline{8} \quad \quad \quad - \underline{00001000} \\
 56 \quad \quad \quad 01000111
 \end{array}$$

# Review: Two's Complement (Signed)

$b_{w-1}$  has weight  $-2^{w-1}$ , other bits have usual weights  $+2^i$




## ❖ Properties:

- In  $n$  bits, represent integers  $-2^{n-1}$  to  $2^{n-1} - 1$
- Positive number encodings match unsigned numbers
- Single zero (encoding = all zeros)

## ❖ Negation procedure:

- Take the bitwise complement and then add one

$$(\sim x + 1 == -x)$$



# Addition and Subtraction in Hardware

❖ The same bit manipulations work for both unsigned and two's complement numbers!

■ Perform subtraction via adding the negated 2<sup>nd</sup> operand:

$$A - B = A + (-B) = A + (\sim B) + 1$$

❖ 4-bit examples:


	Two's	Un
0 0 1 0	+2	2
+ 1 1 0 0	-4	12
<hr/> 1 1 1 0	-2	14

0 1 1 0	+6	6
<del>- 0 0 1 0</del>	+2	2
<hr/> + 1 1 0 1		
<hr/> 0 1 0 0	+4	4

	Two's	Un
1 0 0 0	-8	8
+ 0 1 0 0	+4	4
<hr/> 1 1 0 0	-4	12

1 1 1 1	-1	15
<del>- 1 1 1 0</del>	-2	14
<hr/> + 0 0 0 1		
<hr/> 0 0 0 1	+1	1

# Half Adder (1 bit)




$$\text{Carry} = a_0 b_0$$


$$\text{Sum} = a_0 \oplus b_0$$

Carry-out bit

$a_0$	$b_0$	$c_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



# Full Adder (1 bit)




$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i)$$

$$= a_i b_i + a_i c_i + b_i c_i$$


$c_i$	$a_i$	$b_i$	$c_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





# Multi-Bit Adder (N bits)

- ❖ Chain 1-bit adders by connecting  $\text{CarryOut}_i$  to  $\text{CarryIn}_{i+1}$ :




# Subtraction?

❖ Can we use our multi-bit adder to do subtraction?


■ Flip the bits and add 1?

- $X \oplus 1 = \bar{X}$
- CarryIn<sub>0</sub> (using full adder in all positions)

x	&	0	=	0
x	&	1	=	x
x		0	=	x
x		1	=	1
x	^	0	=	x
x	^	1	=	$\bar{x}$



# Multi-bit Adder/Subtractor



# Detecting Arithmetic Overflow

- ❖ **Overflow:** When a calculation produces a result that can't be represented in the current encoding scheme
  - Integer range limited by fixed width
  - Can occur in both the positive and negative directions

- ❖ **Unsigned Overflow**

- Result of add/sub is  $> U_{Max}$  or  $< U_{min}$   
 $0b11\dots1$        $0b00\dots0$

- ❖ **Signed Overflow**

- Result of add/sub is  $> T_{Max}$  or  $< T_{Min}$   
 $0b01\dots1$        $0b10\dots0$
- $(+) + (+) = (-)$  or  $(-) + (-) = (+)$

# Signed Overflow Examples

0		1		0	1	Two's	
						+5	
+0	0	1	1	1	1	+3	
						-8	overflow
	x	~					

1	0	0	1	Two's		
				-7		
+1	1	1	0	0	-2	
					+7	overflow
~	x					


sign bit

0	1	0	1	Two's		
				+5		
+0	0	1	0	0	+2	
					7	
x	x					

1	1	0	0	Two's		
				-4		
+0	1	0	0	0	4	
					0	0
~	~					

$$\text{overflow} = C_n \wedge C_{n-1}$$


# Multi-bit Adder/Subtractor with Overflow



# Arithmetic and Logic Unit (ALU)

- ❖ Processors contain a special logic block called the “Arithmetic and Logic Unit” (ALU)
  - Here’s an easy one that does ADD, SUB, bitwise AND, and bitwise OR (for 32-bit numbers)


- ❖ **Schematic:**



*"arbitrary" choice,  
but affects  
implementation*

when  $S=00$ ,  $R = A+B$   
when  $S=01$ ,  $R = A-B$   
when  $S=10$ ,  $R = A \& B$   
when  $S=11$ ,  $R = A | B$

# Simple ALU Schematic



Notice that 3 values are ALWAYS calculated in parallel, but only 1 makes it to the Result



# 1-bit Adders in Verilog

## ❖ What's wrong with this?

- Truncation!

```

module halfadd1 (s, a, b);
  output logic s;
  input logic a, b;
  always_comb begin
    s = a + b;
  end
endmodule

```

*single bit* (handwritten red text with arrows pointing to the `logic` type and the assignment `s = a + b;`)

## ❖ Fixed:

- Use of `{sig, ..., sig}` for *concatenation*

```

module halfadd2 (c, s, a, b);
  output logic c, s;
  input logic a, b;

  always_comb begin
    {c, s} = a + b;
  end
endmodule

```

*could have been:*  
 $s = a \oplus b;$   
 $c = a \& b;$

*order matters!* (handwritten red text with an arrow pointing to the `{c, s}` concatenation)

# Ripple-Carry Adder in Verilog


```
module fulladd (cout, s, cin, a, b);
  output logic cout, s;
  input  logic cin, a, b;

  always_comb begin
    {cout, s} = cin + a + b;
  end
endmodule
```

## ❖ Chain full adders?

```
module add2 (cout, s, cin, a, b);
  output logic cout; output logic [1:0] s;
  input  logic cin;  input  logic [1:0] a, b;
  logic  c1;

  fulladd b1 (cout, s[1], c1, a[1], b[1]);
  fulladd b0 (c1, s[0], cin, a[0], b[0]);
endmodule
```



# Add/Sub in Verilog (parameterized)

## ❖ Variable-width add/sub (with overflow, carry)

```

module addN #(parameter N=32) (OF, CF, S, sub, A, B);
  output logic OF, CF; // overflow and carry "flags"
  output logic [N-1:0] S;
  input logic sub; // parameter changes bus widths
  input logic [N-1:0] A, B;
  logic [N-1:0] D; // possibly flipped B
  logic C2; // second-to-last carry-out

  always_comb begin
    D = B ^ {N{sub}}; // replication operator
    {C2, S[N-2:0]} = A[N-2:0] + D[N-2:0] + sub;
    {CF, S[N-1]} = A[N-1] + D[N-1] + C2;
    OF = CF ^ C2;
  end
endmodule

```

flip all  
bits of B  
if sub==1

→ D = B ^ {N{sub}}; // replication operator

{C2, S[N-2:0]} = A[N-2:0] + D[N-2:0] + sub;

{CF, S[N-1]} = A[N-1] + D[N-1] + C2;

OF = CF ^ C2;

end

endmodule

- Here using OF = overflow flag, CF = carry flag
  - From condition flags in x86-64 processors

# Add/Sub in Verilog (parameterized)

```

module addN_testbench ();
  parameter N = 4;
  logic          sub;
  logic [N-1:0] A, B;
  logic          OF, CF;
  logic [N-1:0] S;

  addN (#(.N(N))) dut (.OF, .CF, .S, .sub, .A, .B);

  initial begin
    #100; sub = 0; A = 4'b0101; B = 4'b0010; // 5 + 2
    #100; sub = 0; A = 4'b1101; B = 4'b1011; // -3 + -5
    #100; sub = 0; A = 4'b0101; B = 4'b0011; // 5 + 3
    #100; sub = 0; A = 4'b1001; B = 4'b1110; // -7 + -2
    #100; sub = 1; A = 4'b0101; B = 4'b1110; // 5 - (-2)
    #100; sub = 1; A = 4'b1101; B = 4'b0101; // -3 - 5
    #100; sub = 1; A = 4'b0101; B = 4'b1101; // 5 - (-3)
    #100; sub = 1; A = 4'b1001; B = 4'b0010; // -7 - 2
    #100;
  end
endmodule

```

*test different scenarios*