

CSE 369 QUIZ 1

Name: Perry_Perfect

UWNetID: perfect

Please do not turn the page until 10:30.

Instructions

- This quiz contains 3 pages, including this cover page. You may use the backs of the pages for scratch work.
- Please clearly indicate (box, circle) your final answer.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 20 minutes to complete this quiz.


Advice

- Read questions carefully before starting. Read *all* questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

Question	Points	Score
(1) CL Gates	8	8
(2) K-map	5	5
(3) Waveforms & Verilog	11	11
Total:	24	24

Question 1: Combinational Logic Gates [8 pts]

- (A) Write out a Boolean expression for the circuit diagram below. *No need to simplify.* Remember to use + (OR), · (AND), and $\bar{}$ (NOT) as well as any necessary parentheses to make your answer unambiguous. [2 pts]



$$F = (\overline{A + C})B + \overline{AC}$$

$$X = \overline{A + C} \quad [0.5 \text{ pt}]$$


$$Y = XB \quad [0.5 \text{ pt}]$$

$$Z = \overline{AC} \quad [0.5 \text{ pt}]$$

$$F = Y + Z \quad [0.5 \text{ pt}]$$

- (B) Find a minimal implementation of the function below using only **2-input NOR gates**. We will only accept circuit diagrams. [6 pts]

$$F = \overline{\overline{AB} + \overline{CD}}$$




[2 pt] Valid gate conversion from expression

[2 pt] DeMorgan's applications (either in expression or gate)

[2 pt] Conversion of extra NOTs to NORs

Question 2: Karnaugh Maps [5 pts]

Find the *minimum sum-of-products solution* for the K-map shown below.



$$= A\bar{B} + \bar{B}D + AC\bar{D}$$

[2 pt] X choices: (L-to-R) 1, 0, 1, 1

[1 pt each] correct term/grouping


[-0.5 pt each] smaller grouping used

Question 3: Waveforms & Verilog [11 pts]

- (A) Consider the Verilog simulated testbench waveforms shown. If we know that X and Y are outputs of 2-input logic gates, complete the module `Mystery` below. [8 pt]

For both X and Y:

- [2 pt] Correct input signals
- [1 pt] Correct gate used
- [1 pt] Correct Verilog syntax



```

module Mystery (F, A, B, C);
    output F;
    input A, B, C;
    wire X, Y;

    and G1 (X, B, C); or assign X = B & C;

    xnor G2 (Y, A, C); or assign Y = ~(A ^ C);


    or G3 (F, X, Y);
endmodule
    
```

- (B) For the Verilog module `Circuit` below, assume an implementation of *only* NOT, AND, and OR gates that each have a delay of 20 ns. If the values of inputs A and B first become known at $t = 0$ and output F is unknown at $t = 0$, at what time is F first *guaranteed* to become known? Remember to include units. [3 pts]

```

module Circuit (F, A, B);
    output F;
    input A, B;

    assign F = ~((~A | B) & ~B);
endmodule
    
```



$t = 80 \text{ ns}$