

Please do not turn the page until 12:30.

Instructions

- This quiz contains 3 pages, including this cover page. You may use the backs of the pages for scratch work.
- Please clearly indicate (box, circle) your final answer.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 20 (+5) minutes to complete this quiz.

Advice

- Read questions carefully before starting. Read *all* questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

Question	Points	Score
(1) CL Gates	8	
(2) K-map	5	
(3) Waveforms & Verilog	12	
Total:	25	

Question 1: Combinational Logic Gates [8 pts]

(A) Write out a Boolean expression for the circuit diagram below. *No need to simplify*.
 Remember to use + (OR), · (AND), and ⁻ (NOT) as well as any necessary parentheses to make your answer unambiguous. [2 pts]



$\mathbf{F} = \overline{\mathbf{A}} \cdot \overline{\mathbf{B}} +$	$(\overline{\mathbf{B}} + \mathbf{A} \cdot \mathbf{C})$
$X = \overline{\overline{A} \cdot \overline{B}}$	[0.5 pts]
$Y = A \cdot C$	[0.5 pts]
$Z = \overline{B} + Y$	[0.5 pts]
$F = \overline{X + Z}$	[0.5 pts]

(B) Find a minimal implementation of the function below using only **2-input NAND gates**. *We will only accept circuit diagrams*. [6 pts]

$$\mathbf{F} = \overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{A}}\mathbf{D}$$

2 pts - Valid gate conversion from expression2 pts - DeMorgan's applications2 pts - Conversion of NOTs to NANDs



Question 2: Karnaugh Maps [5 pts]

Find the *minimum sum-of-products solution* for the K-map shown below.





[2 pts] X choices[1 pts] per correct term / grouping[- 0.5 pts each] smaller grouping used

[- 0.5 pts each] extra grouping included

Question 3: Waveforms & Verilog [12 pts]

(A) Consider the Verilog simulated testbench waveforms shown. If we know that X and Y are outputs of 2-input logic gates, complete the module Mystery below. [6 pts]



(B) Complete the implementation of a 2:1 Multiplexer in the module definition given below, using structural Verilog. [2 pts]

```
module mux2_1 (output logic out, input logic a, b, sel);
assign out = (a & ~sel) | (b & sel);
endmodule
```

(C) What is the width of the signal **bus** in the Verilog statement: **logic** [N-2:0] **bus;** [1 pts]

N-1 bits

(D) Write a Verilog statement that replicates the least significant 3 bits of the **bus** signal above twice and pads the result with zeros to create a **10-bit** signal, which is assigned to **F** below.
 [2 pts]

```
assign F = {4'b0000, {2{bus[2:0]}};
```

(E) Verilog uses 4-state values for variables. What does the X state represent? [1 pts]Undefined, unknown, uninitialized, or contention (conflict)