University of Washington - Computer Science & Engineering Spring 2024 Instructor: Justin Hsia 2024-05-14 CSSE 369 QUIZ 2 Name: Molly_Model Student ID 1234567

Please do not turn the page until 2:20.

Instructions

- This quiz contains 4 pages, including this cover page. You may use the backs of the pages for scratch work.
- Please clearly indicate (box, circle) your final answer.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 30 (+5) minutes to complete this quiz.

Advice

- Read questions carefully before starting. Read *all* questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

| Question | Points | Score |
|------------------------|--------|-------|
| (1) SL & Timing | 6 | 6 |
| (2) FSM Implementation | 10 | 10 |
| (3) FSM Design | 11 | 11 |
| Total: | 27 | 27 |

Question 1: Sequential Logic & Timing [6 pts]

Consider the following circuit diagram with $t_{setup} = 11 \text{ ns}$, $t_{C2Q} = 9 \text{ ns}$, $t_{NOT} = 3 \text{ ns}$, $t_{OR} = 8 \text{ ns}$, and $t_{XOR} = 10 \text{ ns}$. Assume that In changes 7 ns after every clock trigger.



(A) Calculate the **minimum clock period** that will allow the circuit to function correctly. [3 pts]

38 ns

The critical path is shown above in red. We need $t_{C2Q} + t_{XOR} + t_{OR} \le t_{period} - t_{setup}$. Then $t_{period} \ge 9 + 10 + 8 + 11 = 38$ ns.

(B) Calculate the **maximum hold time** (t_{hold}) that will allow the circuit to function correctly. [3 pts]

17 ns

The shortest path to a register input is shown above in blue. We need $t_{\text{In}} + t_{\text{XOR}} \ge t_{\text{hold}}$. Then $t_{\text{hold}} \le 7 + 10 = 17$ ns.

Question 2: Finite State Machine Implementation [10 pts]

(A) Fill in the provided truth table based on the FSM shown. [2 pts]



| PS ₁ | PS ₀ | In | NS ₁ | NS ₀ | Out ₁ | Out ₀ |
|-----------------|-----------------|----|-----------------|-----------------|------------------|-------------------------|
| 0 | 0 | 0 | Х | Х | Х | Х |
| 0 | 0 | 1 | Х | Х | X | X |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 |

(B) Complete the circuit diagram below using *minimal logic* based on the truth table shown below. **Use only 2-input logic gates.** [8 pts]



Question 3: Finite State Machine Design [11 pts]

The following FSM represents a DNA construct known as a *promoter*, whose output level of m is determined inversely to the number of *repressors* (r) bound to its two binding sites (op1 and op2). The value of the one-bit input In represents a repressor binding (1) or a repressor unbinding (\emptyset).



(A) How many total rows are in the truth table for this FSM? How many of the rows are filled with Don't Cares? [2 pts] $2 \text{ state} + 1 \text{ input bits} \rightarrow 2^3 = 8 \text{ rows in TT.}$

One missing state (11) with 2 transitions.

| Rows: 8 | Don't Care Rows: 2 |
|---------|--------------------|
| | |

(B) Complete the test bench initial block to *thoroughly* test the FSM by filling in all bolded blanks. You may fill out the comments to track the state, but these won't be graded. Don't worry about situations we don't expect to see during normal operation. [5 pts]

| initial begin | | | | | | |
|---------------|-------|-----------------|-----------|----|--|--|
| | | In <= 0; | // state: | 00 | | |
| @ (posedge | clk); | In <= 1; | // state: | 00 | | |
| @ (posedge | clk); | In <= 0; | // state: | 01 | | |
| @ (posedge | clk); | In <= 1; | // state: | 00 | | |
| @ (posedge | clk); | In <= 1; | // state: | 01 | | |
| @ (posedge | clk); | In <= 1; | // state: | 10 | | |
| @ (posedge | clk); | In <= 0; | // state: | 10 | | |
| @ (posedge | clk); | | // state: | 01 | | |
| \$stop(); | | | | | | |
| end | | | | | | |

(C) Is there any way that the hardware implementation could output 10? *Briefly* explain. [2 pts]

Yes, if the system ends up in state 11 (*e.g.*, before a reset) and the output don't cares resolved to 10 for one or both input options.

(D) Consider the limitations of FSMs in representing certain systems. Name one unrealistic behavior (compared to a real promoter) that is implied by the operation of this FSM. [2 pts]

Examples of accepted responses:

- That a repressor binds or unbinds at every clock cycle.
- That only one repressor can bind at a time (*i.e.*, no transition from 00 to 10).
- The input meaning "breaks" at the edges (*e.g.*, "binding" from Two stays at Two).
- For 1 repressor bound, no indication of which site it is bound to.