# University of Washington - Computer Science \& Engineering 

 Winter 2017 Instructor: Justin Hsia 2017-02-21
# CSE 369 QUIZ 2 

# Name: _Perry_Perfect <br> $\qquad$ <br> UWNetID: _1234567 <br> $\qquad$ 

## Please do not turn the page until 10:30.

## Instructions

- This quiz contains 4 pages, including this cover page. You may use the backs of the pages for scratch work.
- Please clearly indicate (box, circle) your final answer.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 25 minutes to complete this quiz.


## Advice

- Read questions carefully before starting. Read all questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

| Question | Points | Score |
| :--- | :---: | :---: |
| (1) SL \& Timing | 7 | 7 |
| (2) FSM Implementation | 10 | 10 |
| (3) FSM Design | 10 | 10 |
| Total: |  |  |

## Question 1: Sequential Logic \& Timing [7 pts]

Consider the following circuit diagram with $t_{\text {setup }}=\mathbf{6 0} \mathbf{~ p s}\left(10^{-12} \mathrm{~s}\right), t_{\text {hold }}=\mathbf{4 0} \mathbf{~ p s}$, $t_{C 2 Q}=\mathbf{1 4 0} \mathrm{ps}$, and $t_{N O R}=\mathbf{2 0 0} \mathrm{ps}$. Consider each part below independently and fill in your answers in the boxes below, making sure to include units.

(A) If the input In changes exactly on clock triggers, what is the minimum clock period that we can use and still ensure proper behavior? [3 pts]

The critical path is from the output of the register, through the two NOR gates, and back to the input of the register.
$t_{C 2 Q}+t_{\text {NOR }}+t_{\text {NOR }} \leq t_{\text {period }}-t_{\text {setup }}$
$140+200+200 \leq t_{\text {period }}-60$
$t_{\text {period }} \geq 600 \mathrm{ps}$
(B) If we fix the clock period at $\mathbf{7 5 0} \mathbf{~ p s}$, what range of times (measured from each clock trigger) will changing the input In cause a setup time violation? Answer using inclusive interval notation: $\left[t_{\text {start }}, t_{\text {end }}\right]$. [4 pts]
$[$ _490_, _550_] ps

A change between $\left[t_{\text {period }}-t_{\text {setup }}, t_{\text {period }}\right]=[690,750] \mathrm{ps}$ at the register input will cause a setup time violation. After In changes, it takes $t_{N O R}=200 \mathrm{ps}$ delay before it reaches the input of the register, so we shift this interval back 200 ps .

Question 2: Finite State Machine Implementation [10 pts]
(A) Fill in the provided truth table based on the FSM shown. [2 pts]
(0)
(B) Complete the circuit diagram below using minimal logic based on the truth table shown below. You are welcome to use 2- and 3-input logic gates. [8 pts]

| PS | In $_{\mathbf{1}}$ | In $_{\mathbf{0}}$ | NS | Out |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | X | X |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | X | X |

Wire connection:



## Question 3: Finite State Machine Design [10 pts]

The following FSM represents a stop light that is controlled by a timer (input T pulses high at regular intervals) and a sensor that signals high when a car is stopped at the intersection (input C). The light outputs the colors $00-$ red, 01 - yellow, 10 - green:

(A) How many total rows are in the truth table for this FSM? How many of the rows are filled with Don't Cares? [2 pt]

Only don't cares are state 11.

| Rows: $2^{4}=16$ | Don't Care Rows: 4 |
| :--- | :--- |

(B) The testbench initial block below doesn't cover every transition! In the table on the right, write out the four missing state and input combinations. Don't include Don't Care situations. You are welcome to fill out the Verilog comments to help you keep track of state, but these will not be graded. [8 pts]

```
initial begin
```



