# University of Washington - Computer Science \& Engineering <br> Autumn 2020 Instructor: Justin Hsia 2020-12-08 <br> <br> CSE 369 QUIZ 3 <br> <br> CSE 369 QUIZ 3 <br> Name: _Perry_Perfect <br> $\qquad$ <br> Student ID <br> Number: _1234567 <br> $\qquad$ <br> <br> Please do not turn the page until 11:40. 

 <br> <br> Please do not turn the page until 11:40.}

## Instructions

- This quiz contains 4 pages, including this cover page.
- Show scratch work for partial credit, but put your final answers in the boxes and blanks provided.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 50 minutes to complete this quiz.


## Advice

- Read questions carefully before starting. Read all questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

| Question | Points | Score |  |
| :--- | ---: | :---: | :---: |
| (1) Decoders | 12 | 12 |  |
| (2) Shift Registers | 11 | 11 |  |
| (3) Cryptography | 9 | 9 |  |
|  | Total | $\mathbf{3 2}$ | $\mathbf{3 2}$ |

## Question 1: Decoders [12 pts]

We are building a $\mathbf{7 - s e g}$ decoder circuit for Simon, a color-based memory game with 4 buttons. The signals $\mathrm{T}(\mathrm{op}), \mathrm{B}$ (ottom), $\mathrm{L}(\mathrm{eft})$, and R (right) are high (1) only if a button in the corresponding column or row is being pushed. The 2 -bit bus K represents which color is recognized (green $=00$, red $=01$, blue $=10$, yellow $=11$ ). The Valid signal $(V)$ is high when at least one button is being pressed.

(A) Complete the truth table. We give priority to T and L . [4 pt]
(B) In the space below, solve for the minimal logical expression for $\mathbf{K}_{\mathbf{0}}$. $[4 \mathrm{pt}]$

(C) For the 7 -seg signal numbering and outputs shown above (lit/red $=1$ ), draw the minimal logic for $\mathbf{S}_{\mathbf{2}}$ in terms of $V, K_{1}$, and $K_{0}$. All signals should be off when

| $\mathbf{T}$ | $\mathbf{B}$ | $\mathbf{L}$ | $\mathbf{R}$ | $\mathbf{V}$ | $\mathbf{K}_{\mathbf{1}}$ | $\mathbf{K}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 0 | 0 | 0 | 1 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 0 | 0 | 1 | 0 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 0 | 0 | 1 | 1 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 0 | 1 | 0 | 0 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 0 | 1 | 0 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| 0 | 1 | 1 | 0 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 0 | 1 | 1 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | 0 | 0 | 0 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 1 | 0 | 0 | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 0 | 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 0 | 1 | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 1 | 0 | 0 | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| 1 | 1 | 0 | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 1 | 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 1 | 1 | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{V}=0$. [4 pt]



$$
s_{2}=k_{1}+\bar{k}_{0}
$$



## Question 2: Routing Elements [11 pts]

We are creating a sequential circuit with 1-bit inputs E (enable), A (action), and D (direction) and $n$-bit output Q . When not enabled, Q stays constant, otherwise, the circuit will either count $(A=0)$ or shift $(A=1)$ each cycle. $D=0$ indicates to decrement when counting or right-shift when shifting and $D=1$ indicates the opposites. The circuit always shifts in a 0 bit.
(A) Draw out the circuit below. You can freely use registers, constants, 2:1 MUXes, and the following logic blocks. Make sure you label the corresponding selector bits for ports of routing elements. [8 pt]

(B) Now assume that we instantiate our circuit with $n=3$. In the Verilog testbench below, fill in the blanks to indicate how the output of our sequential circuit updates. [3 pt]

```
initial begin
```

    @(posedge clk);
        \(\mathrm{D}<=1 ; \mathrm{A}<=0 ; \mathrm{E}<=1 ; 1 / \mathrm{Q}: 000\)
    @(posedge clk);
        A <= 1;
        // Q: _001_ ( + 1 )
    D <= 0 ;
        \(\mathrm{A}<=0 ; \mathrm{E}<=1\);
        // Q: _010_ ( Ø )
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    \(\mathrm{A}<=1\);
    A \(<=0\);
    // Q: _000_ ( >>1 )
    @(posedge clk); \$stop();
    // Q: _111_ ( - 1 )
    end

## Question 3: Cryptography [9 pts]

In cryptography, we wish to encode a message to apparent nonsense in a reversible manner so that the intended recipient can decode it and recover the original message. We can build a simple encoder using logic gates and a special "key"!

Example: With the message 0b1110, and key 0b1010, we get the encrypted message 0b0100, from which we can recover the original message using the same key.
(A) (Circle one) Which type of gate will allow us to reversibly encrypt and decrypt? [1 pt]
AND
NAD
NOR
OR
XNOR
(B) Below, implement a 4-bit encryption circuit that computes the encrypted message e from the original message $m$ and key $k$. You may only use a single type of 2-input logic gate. [3 pt]

(C) Assume $t_{\mathrm{NOT}}=10 \mathrm{~ns}, t_{\mathrm{AND}}=t_{\mathrm{OR}}=25 \mathrm{~ns}$, and $t_{\mathrm{XOR}}=40 \mathrm{~ns}$. Now we want to implement a decryption circuit that reverses the encryption. How much slower, if at all, would this decryption circuit be than the encryption circuit from Part B? [2 pt]

The decryption circuit is identical to the encryption circuit! $\qquad$
0 ns
(D) Outline (in writing) a possible solution to handling messages of any length (e.g., ones that are much longer than the key), assuming that we only have one instance of the encryption circuit (ie., we can't spawn extra circuitry on the fly). [3 pt]

One possibility would be to use the encryption circuit along with shift registers, encrypting $n$ bits at a time. You would need to shift $n$ bits of the message, the key, and the result every clock cycle. The result would need to either be sent serially or written into a large enough buffer.

