# University of Washington – Computer Science & Engineering Winter 2018 Instructor: Justin Hsia 2018-03-06 COSE 369 QUIZ 3 Name: Perry\_Perfect\_\_\_\_\_\_ UWNetID: perfect\_\_\_\_\_\_\_

# Please do not turn the page until 10:40.

### Instructions

- This quiz contains 4 pages, including this cover page.
- Show scratch work for partial credit, but put your final answers in the boxes and blanks provided.
- The quiz is closed book and closed notes.
- Please silence and put away all cell phones and other mobile or noise-making devices.
- Remove all hats, headphones, and watches.
- You have 35 minutes to complete this quiz.

### Advice

- Read questions carefully before starting. Read *all* questions first and start where you feel the most confident to maximize the use of your time.
- There may be partial credit for incomplete answers; please show your work.
- Relax. You are here to learn.

Question	Points	Score
(1) Building Blocks	12	12
(2) Shift Registers	9	9
(3) Filter	11	11
Total:	32	32

## Question 1: Building Blocks [12 pts]

In Lab 5, one landing light sequence (left-to-right) was  $100 \rightarrow 010 \rightarrow 001 \rightarrow 100 \rightarrow \cdots$ . Implement this sequence as a **counter** with **Reset** and **Enable** signals using a *minimal number* of logic gates plus routing elements discussed in class. Reset to the **100** state.

- Make sure you label the corresponding selector bits for ports of routing elements.
- Assume the clock inputs are connected properly for you.

$PS_2$	$\mathbf{PS}_1$	$\mathbf{PS}_0$	$NS_2$	$NS_1$	$NS_0$
0	0	0	X	X	X
0	0	1	1	0	0
0	1	0	0	0	1
0	1	1	X	X	X
1	0	0	0	1	0
1	0	1	X	X	X
1	1	0	X	X	X
1	1	1	X	Χ	Χ





### Question 2: Shift Registers [9 pts]

(A) We are designing a 3-bit LFSR to use as a pseudo-random number generator, but we only have a 2-input NAND gate available. Assuming we start in state 000, which state bit (q2 or q1) should we connect along with q0 to the NAND gate in order to get the longest possible cycle? What is the length of the cycle we end up in? [5 pt]



$$b_{1}^{1} = 2 \stackrel{(0)}{:} 0 \stackrel{(0)}{\to} 1 \stackrel{$$

$$\underbrace{\mathsf{bits}}_{\mathsf{1}}\underbrace{\mathsf{1}}_{\mathsf{1}}\overset{\mathsf{i}}{\mathsf{0}}: \quad \underbrace{\mathsf{0}}_{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{1}}_{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{1}}_{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{1}}_{\mathsf{1}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{0}}_{\mathsf{1}} \xrightarrow{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{0}}_{\mathsf{1}} \xrightarrow{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{0}}_{\mathsf{1}} \xrightarrow{\mathsf{0}} \xrightarrow{\mathsf{0}} \underbrace{\mathsf{0}}_{\mathsf{1}} \xrightarrow{\mathsf{0}} \xrightarrow{\mathsf{0}}$$

(B) The Verilog code below is supposed to implement an *enabled* version of the LFSR above with bits q2 and q1 connected to the NAND gate. Find errors in the code and rewrite the offending lines in the boxes. [4 pt]

```
module LFSR (Q, enable, reset, clk);
input enable, reset, clk;
output [2:0] Q;
always_ff @(posedge clk)
if ( reset )
    Q <= 3'b000;
else if ( enable )
    Q = { ~(Q[2] ^ Q[1]), Q[2], Q[0] };</pre>
```

endmodule

```
1) output reg [2:0] Q;
```

2)  $Q \le \{ \sim (Q[2] \& Q[1]), Q[2], Q[1] \};$ 

### Question 3: Filter [11 pts]

A boxcar (or moving average) filter computes the average of the last k samples and can be used to smooth out sudden input spikes (*i.e.* a low-pass filter).

(A) Draw a circuit below that computes the moving average of the last 4 inputs, *i.e.* k = 4 $\mathbf{y}_i = (\mathbf{x}_i + \mathbf{x}_{i-1} + \mathbf{x}_{i-2} + \mathbf{x}_{i-3})/4$ , for a signal  $\mathbf{x}$ , where  $\mathbf{x}_{i-1}$  is the value of  $\mathbf{x}_i$  from the previous clock cycle and so on. The given register is there for synchronization; you should *not* connect anything directly to Input. You can freely use registers, constants, and the following logic blocks: [8 pts]



An alternative solution would be to shift all signals first before summing them together (6 logic blocks total).

(B) Let t = 0 be a rising edge of the clock with the signal  $\mathbf{x}_0$  on the Input bus. If the clock period is 100 ps,  $t_{C2Q} = 10$  ps,  $t_{add} = 20$  ps, and  $t_{shift} = 5$  ps, at what time will  $\mathbf{y}_3$  be computed (*i.e.* at what time will  $\mathbf{y}_3$ 's correct value first be known)? Include units! [3 pts]

 $t_{y3} = 355 \text{ ps}$ 

It takes 3 clock cycles after t = 0 for  $\mathbf{x}_0$  to appear on the output of the last register (the bus  $\mathbf{x}[i-3]$  in the diagram above). After 3 clock triggers, it then takes  $t_{C2Q} + 2 * t_{add} + t_{shift}$  for  $\mathbf{y}_3$  to be computed. So in total:  $3 * t_{period} + t_{C2Q} + 2 * t_{add} + t_{shift} = 355$  ps.

Note: The alternative solution described in part A results in the same answer.

<u>Note</u>: If you had an incorrect solution in part A, then you were given credit based on your solution, as long as it had at least 3 additional registers.