Design of Digital Circuits and Systems Memory II

Instructor: Justin Hsia

Teaching Assistants:

Colton Harris Gayathri Vadhyan Lancelot Wathieu

Deepti Anoop Jared Yoder Matthew Hung

Relevant Course Information

- Lab 1 report due tomorrow (4/5)
- Lab 1 demo due by end of 4/12
 - See Lab Demo Slot assignment on Canvas
- Lab 2 report due next Friday (4/12)
- Homework 2 due next Wednesday (4/10)
- Use Ed Discussion to ask course questions
 - If sensitive, can email from a UW-associated email account
 - Do NOT use Canvas messages

Lab 2 Notes

- Implementing a few RAM variants on the DE1-SoC
 - Using both a library catalog and user-specified RAM modules
- Learn how to create and use a memory initialization
 file (*.mif*) to initialize memory on your board
- Feel free to reuse other modules (*e.g.*, input, clock divider, 7-seg, counter) from 271/369
 - Simple modules don't need diagrams or simulations, but they should be shown in the block diagram and mentioned in your report

Synchronous Single-Port RAM (Review)

- Synchronous Inputs:
 - wren (1 = write, 0 = read)
 - addr (A-bit address)
 - din (D-bit data)
- Synchronous Output:
 - dout (D-bit data)
- Implementation hints:
 - Will need an internal RAM array of what size? 2[^] × D
 - To synchronize, should update on clock triggers always ff @ (pseuge clk)
 - What should dout do when wren = 1? also set to din



Synchronous Single-Port RAM (Review)

```
module RAM single #(parameter A, D)
                     (clk, wren, addr, din, dout);
   input logic clk, wren;
   input logic [A-1:0] addr;
   input logic [D-1:0] din;
   output logic [D-1:0] dout;
                                   could be either ordering since
we aren't loading from a file
   logic [D-1:0] RAM [0:2**A-1];
   always_ff @(posedge clk) begin
       if (wren) begin /wrte
          RAM[addr] <= din;</pre>
                  [ Can't be RAM[addr] because non-blocking assignment
          dout <= din;</pre>
      end
                      // read
       else
          dout <= RAM[addr];</pre>
   end // always ff
endmodule
```

Simplified Synchronous Dual-Port RAM

- 2 ports with 1 dedicated to writing and the other dedicated to reading
- Synchronous Inputs:
 - wren (1 = write, 0 = read)
 - addr_w (A-bit address)
 - addr_r (A-bit address)
 - din_w (D-bit data)
- Synchronous Output:
 - dout_r (D-bit data)
- Differences in SystemVerilog?



read from addr.r, write to addr.w

Simplified Synchronous Dual-Port RAM (SV)

```
module RAM dual simple #(parameter A, D)
                (clk, wren, addr w, addr r, din w, dout r);
   input logic clk, wren;
   input logic [A-1:0] addr_w, addr_r;
   input logic [D-1:0] din_w;
   output logic [D-1:0] dout_r;
   logic [D-1:0] RAM [0:2**A-1];
   always_ff @(posedge clk) begin
      if (wren) begin
         RAM[addr_w] <= din w; // write to addr_w
         dout_r <= (addr_r == addr_w) ? din_w : RAM[addr_r];</pre>
                                            lonly a conflict it addr_r == addr_w
      end
      else
         dout_r <= RAM[addr_r]; // read from addr_r
   end // always ff
endmodule
```

Synchronous Dual-Port RAM

- The most general configuration each port can either read or write
- Synchronous Inputs:
 - wren_a and wren_b
 - addr_a and addr_b
 - din_a and din_b
- Synchronous Output:
 - dout_a and dout_b
- Differences in SystemVerilog?



Memory

- Several forms of memory are available, which include:
 - Secondary memory (e.g., hard disk, flash drive)
 - Read-only memory (ROM)
 - Random-access memory (RAM)
 - Register files
 - Small, fast, fixed-sized memory that hold CPU data state
 - First in, first out (FIFO) buffers

Memory Type #3: Register File

- Register File a collection of registers
 - 1 input data port can only write to 1 register at a time
 - 1+ output data ports can read from 1+ register at a time
 - Address inputs to specify read/write targets
 - Write enable
- Frequently used in CPUs or as fast buffers



Simple Register File (4 reg, 1 read port)



Memory Review

Can think of reg file as a2-D array of D flip-flops:



- * The simple reg file was labeled 4×8
 - SystemVerilog array declaration: logic [7:0] reg-array [0:5];
- For a generic reg file with parameters D_WIDTH and A_WIDTH:
 - Depth: 2 LUINH
 - Width: D_WIDTH
 - SystemVerilog array declaration:

logic [DwIDTH-1:0] reg_array [0:2++ AWIDTH-1];

Register File with 1 Read Port (SV)

```
module reg_file #(parameter D_WIDTH=8, A_WIDTH=2)
               (clk, w_data, w_en, w_addr, r_addr, r_data);
   input logic clk, w en;
   input logic [A_WIDTH-1:0] w_addr, r_addr;
   input logic [D WIDTH-1:0] w data;
   output logic [D_WIDTH-1:0] r_data;
   // array declaration (registers)
   logic [D WIDTH-1:0] array reg [0:2**A WIDTH-1];
   // write operation (synchronous)
   always_ff @(posedge clk)
                                           write logz
      if (w en)
         array reg[w addr] <= w data;</pre>
   // read operation (asynchronous)
                                            read logic
   assign r_data = array_reg[r_addr];
endmodule
```

Where's the Hardware?

```
module reg_file #(parameter D_WIDTH=8, A_WIDTH=2)
                (clk, w_data, w_en, w_addr, r_addr, r_data);
   input logic clk, w en;
   input logic [A_WIDTH-1:0] w_addr, r_addr;
   input logic [D_WIDTH-1:0] w_data;
   output logic [D_WIDTH-1:0] r_data;
   // array declaration (registers)
                                                             E registers
   logic [D WIDTH-1:0] array reg [0:2**A WIDTH-1];
                                              DEMUX of wen
with weaddr as wen-
selector to
   // write operation (synchronous)
   always_ff @(posedge clk)
      if (w en)
          array_reg[w_addr] <= w_data;</pre>
                                               enable inputs
                                             > MUX with r_addr
{ as selector
   // read operation (asynchronous)
   assign r_data = array_reg[r_addr];
endmodule
```

Register File with 2 Read Ports



What would change in hardware?

add an extra MUX

What would change in SystemVerilog?

add second assign statement:

assign r_data1 = Orray_reg[r_addr1];

rego

MUX

r_data 1

Register File with Synchronous Read

- Back to the 1 read port version, but now we want to make reading synchronous:
 - What would change in SystemVerilog? more the r_data = avray-reg [r_addr]; into the always-ff black, but outside the if (w-en)
 - What would change in hardware? and a register ofter the MUX:

Short Tech

Break

Memory Type #4: FIFO Buffer

- First-In First-Out (FIFO) Buffer
 - Data storage such that elements that arrived earlier are accessed before elements that arrived later



- Has a limited capacity, so there is a notion of <u>fullness</u> (full , engly)
- Useful for synchronization, especially in communication (*e.g.*, UART, disk, network)

FIFO Buffer Functionality

Implementation we will work towards:



- rd signals to read the next element on r_data,
 wr signals to write w_data into the buffer
- Outgoing data is read from the *front/head* of the buffer and incoming data is written to the *back/tail* of the buffer
- Can be implemented by wrapping a regular memory component with a special *controller*
 - However, the FIFO buffer has no visible notion of address!

FIFO Read Configurations

- First Word Fall Through (FWFT)
 - Asynchronous read: front element of buffer always "falls through" and is immediately available on the output bus
 - Including when an element is written to an empty buffer!
 - rd therefore acts more like a "remove" signal
- Standard
 - Synchronous read: front element of buffer becomes available on next clock cycle after rd is asserted
 - rd therefore acts more like a "request" signal

FIFO Read Configurations

- Read configuration comparison
 - FWFT can be converted to standard by registering the output:



FIFO Implementation

- A FIFO buffer is often implemented as a *circular queue* with two pointers:
 - rd_ptr indicates the location of the front/head (*i.e.*, the first valid data) and advances when rd is asserted
 - wr_ptr indicates the location of the back/tail (*i.e.*, the first empty element) and advances when wr is asserted



- empty and full as buffer fullness status indicators
 - These are tricky because both situations have rd_ptr == wr_ptr

Circular Queue Example Operation



Circular Queue Implementation

- A circular queue can be implemented using a RAM module and a FIFO controller
 - The controller handles the "arrangement" of the linear memory space into a circular queue



FIFO Controller

- FIFO controller internals:
 - rd_ptr and wr_ptr are counters
 - empty and full are *flip-flops*
 - Next state logic based on inputs rd and wr:



FIFO Controller

- FIFO controller internals:
 - rd_ptr and wr_ptr are counters
 - empty and full are *flip-flops*
 - Next state logic based on inputs rd and wr:

rw

- $00 \rightarrow$ no change
- 11 → advance both rd_ptr and wr_ptr full and empty don't change
- $10 \rightarrow$ if not empty: advance rd_ptr,

set full = 0,
set empty = 1 if rd_ptr == wr_ptr

 O1 → if not full: advance wr_ptr, set empty = 0, set full = 1 if rd_ptr == wr_ptr

FIFO Controller (SV, 1/3)

```
module fifo ctrl #(parameter A WIDTH=4)
         (clk, reset, rd, wr, empty, full, w addr, r addr);
                                                    port declarations
   input logic clk, reset, rd, wr;
   output logic empty, full;
   output logic [A WIDTH-1:0] w addr, r addr;
   // next state signal declarations
                                                 (equivalent to
declaring ps, ns
   logic [A_WIDTH-1:0] rd_ptr, rd_ptr_next;
   logic [A_WIDTH-1:0] wr_ptr, wr_ptr_next;
   logic empty_next, full_next;
   // output assignments
   assign w addr = wr ptr;
   assign r addr = rd ptr;
   // [continued on next slide...]
```

FIFO Controller (SV, 2/3)



FIFO Controller (SV, 3/3)



```
case ({rd, wr})
      2'b11: // read and write
         begin
            rd ptr next = rd ptr + 1'b1;
            wr ptr next = wr ptr + 1'b1;
         end
      2'b10: // read
         if (~empty) begin
            rd ptr next = rd ptr + 1'b1;
            if (rd ptr next == wr ptr)
               empty next = 1;
            full next = 0;
         end
      2'b01: // write
         if (~full) begin
            wr ptr next = wr ptr + 1'b1;
            empty next = 0;
            if (wr_ptr_next == rd_ptr)
               full next = 1;
         end
      2'b00: ; // no change
   endcase
end // always comb
```

FIFO Buffer (SV)



Memory Controllers

- A memory controller is an interface circuit between user logic and the physical memory device
 - Abstracts away details of physical memory device while providing a consistent interface to the user
 - The FIFO controller we just discussed allows a user to interface with the register file we implemented on the FPGA's internal memory module
- Memory controllers are found with all kinds of memory
 - Your DE1-SoC contains memory controllers for SDRAM and DDR3 (and controllers for a bunch of other things like USB, VGA, PS/2, I2C)

DE1-SoC Memory Revisited



SDRAM Controller



- High-performance controllers are very complex!
 - Design depends on individual FPGA and SDRAM devices
 - Usually constructed with vendor-supplied IP core