# Design of Digital Circuits and Systems ASM with Datapath III 

Instructor: Justin Hsia

Teaching Assistants:

Colton Harris
Gayathri Vadhyan
Lancelot Wathieu

Deepti Anoop
Jared Yoder
Matthew Hung

## Relevant Course Information

* Homework 3 due tomorrow
* Homework 4 released today and due 4/29
- ASMDs and algorithm implementation debugging
* Quiz 2 (ROM, RAM, Reg files) @ 11:50 am
* Lab 3 reports due next Friday (4/26)
- Ideally finish by early next week so you can start Lab 4
* Lab 4 released today and due 5/3
- Implementing bit counting and binary search algorithms


## ASMD Chart Review Questions

* Circle all that apply:
- Where can control signals be found?

State boxes Decision boxes
Conditional output boxes

- Where can status signals be found?

State boxes Decision boxes
Conditional output boxes

- Where can externaliminput signals be found?

State boxes Decision boxes Conditional output boxes

- What is the first thing a path should encounter in an ASM block?

State boxes Decision boxes Conditional output boxes

- What can be found outside of ASM blocks? None!

State boxes Decision boxes Conditional output boxes

- What can RTL operations be attached to?

Control signals Status signals External output signals

## Sequential Binary Multiplier Operation

* A few steps of: 11010111 x 00010111


| Operation (completed) | C | A | Q | P |
| :---: | :---: | :---: | :---: | :---: |
| Initialize computation | 0 | 00000000 | $00010111]$ | 100 |
| Add ( $Q[0]=1$ ) | 0 | 1101011 | 00010111 | 0111 |
| Shift | 0 | 01101011 | 100010118 | 011 |
| Add ( $Q[0]=1)$ |  | 01000010 | 10001011 | 0110 |
| Shift | 0 | $\begin{array}{lllll} 1 & 0 & 10000 \\ 1 & 101 & 011 \end{array}$ | $010001011$ | 0110 |
| $\operatorname{Add}(Q[8]=1)$ |  | 01111000 | 01000101 | 010 |
| Shift | 0 | 10111100 | 00100010 | Olo |

Binary Multiplier (ASMD Chart)


## ASMD Process Review

1) Identify datapath components, control signals, and status signals from description or pseudocode.
2) [optional] Create control-datapath circuit diagram.
3) [optional] Create state outline to plan out states and transitions between them.
4) Draw out ASM state boxes, decision boxes, and paths between them.
5) Augment state boxes with Moore-type outputs and add conditional output boxes with Mealy-type outputs.
6) Add ASM blocks to organize states.
7) Add RTL operations to control signals.
8) Double-check decision box edge cases and timing of operations (i.e., debug).

# Short Tech 

## Break

## Division Circuit

* Design a circuit that implements the long-division algorithm:

(a) An example using decimal numbers
* Considerations:
(b) Using binary numbers
- Main operations? shift, subtract, compare
- Stop condition? $n$ iterations if both divisor and dividend are $n$ bits


## Division Circuit

* Design a circuit that implements the long-division algorithm:

1) Double the dividend width by appending 0's in front and align the divisor to the leftmost bit of the extended dividend.
2) If the corresponding dividend bits are $\geq$ the divisor, subtract the divisor from the dividend bits and make the corresponding quotient bit 1. Otherwise, keep the original dividend bits and make the quotient bit 0 .
3) Append one additional dividend bit to the previous result and shift the divisor to the right one position.
4) Repeat steps 2 and 3 until all dividend bits are used.

## Division Circuit

* Implementation Notes:
- If current dividend window is smaller than the divisor, skip subtraction
- Instead of shifting divisor to the right, we will shift the dividend (and the quotient) to the left
- We will re-use the lower half of the dividend register to store the quotient

Division Circuit Operation


## Division Circuit Specification

* Datapath
- $2 n$-bit register with bits split into $n$-bit $R$ and $n$-bit $Q$
- Divisor stored in register $B$, dividend stored in $Q, R$ holds 0

A "compare and subtract" module outputs
$\{R, 0\}$ if $R<B$ and $\{R-B, 1\}$ otherwise ( $\left\{R_{-}\right.$tmp, $\left.q_{-} b i t\right\}$ )

- A shifter left shifts $q_{-}$bit into $\left\{R_{-} t m p, Q\right\}$ and outputs to the inputs of $R$ and $Q$
- A $\left\lceil\log _{2}(n+1)\right]$-bit counter $P$
* Control
- Inputs Start and Reset, outputs Ready and Done
- Status signals: P_zero (or all of $P$ )
- Control signals: Load_regs, Enable_RQ, Finish_ $R Q$, Decr_ $P$

Division Circuit (ASMD Chart)

States:



Division Circuit Implementation

* Controller Logic

$$
\begin{aligned}
& \text { Load_regs }=\text { S_idle } \cdot \text { Start } \\
& \text { Enable_RQ }=S_{-c o m p} \cdot \overline{P_{-z e r o}} \\
& \text { Finish_RQ }=\text { S-romp } \cdot \text { P-zers } \\
& \text { Decr_P }=\text { S_comp }^{\text {com }} \\
& \text { Ready }=S_{\text {_idle }} \\
& \text { Done }=\text { S-done }
\end{aligned}
$$

## Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
    (Q, P, divisor, dividend, clk,
    Load_regs, Enable_RQ, Enable_R, Decr_P);
    // port definitions
output logic [2*WIDTH-1:0] product;
output logic [WIDTH-1:0] Q, P; // note: unnecessary bits for P
input logic [WIDTH-1:0] multiplicand, multiplier;
input logic clk, Load_regs, Shift_regs, Add_regs, Decr_P;
// internal Logic
logic [WIDTH-1:0] B, R, R_tmp, R_nxt;
logic q_bit;
```


## Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
    (Q, P, divisor, dividend, clk,
    Load_regs, Enable_RQ, Enable_R, Decr_P);
    // port definitions & internal logic
// assignments
assign q_bit = (R >= B);
assign R_tmp = (R < B) ? R : R-B;
assign R_nxt = {R_tmp[WIDTH-2:0], Q[WIDTH-1]};
assign Q_nxt = {Q[WIDTH-2:0], q_bit};
// datapath Logic
always_ff @(posedge clk) begin
    if (Load_regs) begin
        R <= 0; Q <= dividend;
        P <= WIDTH; B <= divisor;
    end
    if (Decr_P) P <= P - 1;
    if (Comp_regs) {R, Q} <= {R_nxt, Q_nxt};
    if (Done_regs) {R, Q} <= {R_tmp, Q_nxt};
end // always_ff
```

endmodule

## Lab 4 Preview: Bit Counter

* Design a circuit that counts the number of bits in a register $A$ that have the value 1
* Algorithm:

```
B = 0; // counter
while A != 0 do
    if A[0] = 1 then
            B = B + 1
    endif
    A = A >> 1
endwhile
```

