Design of Digital Circuits and Systems ASM with Datapath III

Instructor: Justin Hsia

Teaching Assistants:

Colton Harris Gayathri Vadhyan Lancelot Wathieu

Deepti Anoop Jared Yoder Matthew Hung

Relevant Course Information

- Homework 3 due tomorrow
- Homework 4 released today and due 4/29
 - ASMDs and algorithm implementation debugging
- Quiz 2 (ROM, RAM, Reg files) @ 11:50 am
- Lab 3 reports due next Friday (4/26)
 - Ideally finish by early next week so you can start Lab 4
- Lab 4 released today and due 5/3
 - Implementing bit counting and binary search algorithms



Sequential Binary Multiplier Operation

A few steps of:
 11010111
 <u>x 00010111</u>



| Operation (completed) | С | А | Q | Р |
|------------------------|----|----------|-----------|------|
| Initialize computation | 0 | 00000000 | 0001011 | 1000 |
| Add (Q[0] = 1) | U, | 1101011 | 00016111 | 0111 |
| Shift | C | | 100010M | 0111 |
| Add (Q[0]=1) | 1 | 01000010 | 10001011 | ONOC |
| SL iFt | 0 | 10100001 | 010001011 | 0110 |
| Add (Q (0)=1) | 1 | 01111000 | 01000 (01 | Oiol |
| Shift | 0 | 0111100 | 001000 (0 | 0101 |

Binary Multiplier (ASMD Chart)



ASMD Process Review

- 1) Identify datapath components, control signals, and status signals from description or pseudocode.
- 2) [*optional*] Create control-datapath circuit diagram.
- 3) [*optional*] Create state outline to plan out states and transitions between them.
- 4) Draw out ASM state boxes, decision boxes, and paths between them.
- 5) Augment state boxes with Moore-type outputs and add conditional output boxes with Mealy-type outputs.
- 6) Add ASM blocks to organize states.
- 7) Add RTL operations to control signals.
- 8) Double-check decision box edge cases and timing of operations (*i.e.*, debug).

Short Tech

Break

Division Circuit

 Design a circuit that implements the long-division algorithm:

| 15 | | _ | 00001111 | quotient |
|---------------------------------|-----------|---------------|----------|------------------------------|
| 9) 140 | divisor 🗕 | 1001) | 10001100 | dividend |
| 9 | | | 1001 | |
| 50 | | | 10001 | |
| 45 | | | 1001 | |
| 5 | | | 10000 | |
| (a) An example using decimal nu | | | 1110 | |
| | umbers | | 1001 | |
| | | | 101 | - remainder |

- Considerations: (b) Using binary numbers
 - Main operations? shift, subtract, compare
 - Stop condition? n iterations if both divisor and dividend are n bits

Division Circuit

- Design a circuit that implements the long-division algorithm:
 - 1) Double the dividend width by appending 0's in front and align the divisor to the leftmost bit of the *extended dividend*.
 - 2) If the corresponding dividend bits are ≥ the divisor, subtract the divisor from the dividend bits and make the corresponding quotient bit 1. Otherwise, keep the original dividend bits and make the quotient bit 0.
 - 3) Append one additional dividend bit to the previous result and shift the divisor to the right one position.
 - 4) Repeat steps 2 and 3 until all dividend bits are used.

Division Circuit



Implementation Notes:

- If current dividend window is smaller than the divisor, skip subtraction
- Instead of shifting divisor to the right, we will shift the dividend (and the quotient) to the left
- We will re-use the lower half of the dividend register to store the quotient

Division Circuit Operation



Division Circuit Specification

- Datapath
 - 2n-bit register with bits split into n-bit R and n-bit Q
 - Divisor stored in register B, dividend stored in Q, R holds 0
 - A "compare and subtract" module outputs {R, 0} if R < B and {R - B, 1} otherwise ({R_tmp, q_bit})</p>
 - A shifter left shifts q_bit into {R_tmp, Q} and outputs to the inputs of R and Q
 - A $\lceil \log_2(n+1) \rceil$ -bit counter P
- Control

combinational logic only

- Inputs *Start* and *Reset*, outputs *Ready* and *Done*
- Status signals: Pzero (or all of P)
- Control signals: Load_regs, Enable_RQ, Finish_RQ, Decr_P

Division Circuit (ASMD Chart)



Division Circuit Implementation

Controller Logic

$$Load_regs = S_idle \cdot Start$$

$$Enable_RQ = S_comp \cdot P_zero$$

$$Finish_RQ = S_comp \cdot P_zero$$

$$Decr_P = S_comp$$

$$Ready = S_idle$$

$$Done = S_done$$

Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
                (Q, P, divisor, dividend, clk,
                 Load regs, Enable RQ, Enable R, Decr P);
  // port definitions
   output logic [2*WIDTH-1:0] product;
   output logic [WIDTH-1:0] Q, P; // note: unnecessary bits for P
   input logic [WIDTH-1:0] multiplicand, multiplier;
   input logic clk, Load regs, Shift regs, Add regs, Decr P;
  // internal logic
   logic [WIDTH-1:0] B, R, R tmp, R nxt;
   logic q bit;
```

Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
                (Q, P, divisor, dividend, clk,
                 Load regs, Enable RQ, Enable R, Decr P);
   // port definitions & internal logic
   . . .
   // assignments
   assign q bit = (R >= B);
   assign R tmp = (R < B) ? R : R-B;
   assign R_nxt = {R_tmp[WIDTH-2:0], Q[WIDTH-1]};
   assign Q nxt = {Q[WIDTH-2:0], q bit};
   // datapath Logic
   always ff @(posedge clk) begin
      if (Load regs) begin
         R <= 0; Q <= dividend;</pre>
         P <= WIDTH; B <= divisor;</pre>
      end
      if (Decr_P) P <= P - 1;
      if (Comp_regs) {R, Q} <= {R_nxt, Q_nxt};</pre>
      if (Done_regs) {R, Q} <= {R_tmp, Q_nxt};</pre>
   end // always ff
endmodule
```

Lab 4 Preview: Bit Counter

- Design a circuit that counts the number of bits in a register A that have the value 1
- Algorithm:

B = 0; // counter
while A != 0 do
 if A[0] = 1 then
 B = B + 1
 endif
 A = A >> 1
endwhile