

# 128K x 8 Static RAM

## Features

- Pin and Function Compatible with CY7C1019BV33
- High speed
  - $t_{AA} = 8, 10, 12, 15$  ns
- CMOS for optimum speed/power
- Data Retention at 2.0V
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- Available in 32-pin TSOP II and 400-mil SOJ package

## Functional Description

The CY7C1019CV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable ( $\overline{OE}$ ), and three-state drivers. This


device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1019CV33 is available in a standard 32-pin TSOP II and 400-mil-wide SOJ.



## Selection Guide

	7C1019CV33-8	7C1019CV33-10	7C1019CV33-12	7C1019CV33-15	Unit
Maximum Access Time	8	10	12	15	ns
Maximum Operating Current	85	80	75	70	mA
Maximum Standby Current	5	5	5	5	nA

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied..... -55°C to +125°C  
 Supply Voltage on  $V_{CC}$  to Relative GND<sup>[1]</sup> ... -0.5V to + 4.6V  
 DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5V to  $V_{CC} + 0.5V$   
 DC Input Voltage<sup>[1]</sup>..... -0.5V to  $V_{CC} + 0.5V$

Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)  
 Latch-Up Current..... >200 mA

### Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7C1019CV33 -8		7C1019CV33 -10		7C1019CV33 -12		7C1019CV33 -15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	-1	+1	-1	+1	μA
$I_{OZ}$	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disabled	-1	+1	-1	+1	-1	+1	-1	+1	μA
$I_{OS}$ <sup>[2.]</sup>	Output Short Circuit Current	$V_{CC} = \text{Max.}, V_{OUT} = GND$		-300		-300		-300		-300	mA
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, f = f_{MAX} = 1/t_{RC}$		85		80		75		70	mA
$I_{SB1}$	Automatic CE Power-down Current —TTL Inputs	Max. $V_{CC}$ , $CE \geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$		15		15		15		15	mA
$I_{SB2}$	Automatic CE Power-down Current —CMOS Inputs	Max. $V_{CC}$ , $CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ , or $V_{IN} \leq 0.3V$ , $f = 0$		5		5		5		5	mA

### Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = 5.0V$	8	pF
$C_{OUT}$	Output Capacitance		8	pF

#### Notes:

- $V_{IL}(\text{min.}) = -2.0V$  for pulse durations of less than 20 ns.
- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.


AC Test Loads and Waveforms<sup>[4]</sup>

8-ns devices:




(a)

10-, 12-, 15-ns devices:




(b)



(c)

High-Z characteristics:



(d)

Notes:

- AC characteristics (except High-Z) for all 8ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).

**Switching Characteristics<sup>[5]</sup> Over the Operating Range**


Parameter	Description	7C1019CV33-8		7C1019CV33-10		7C1019CV33-12		7C1019CV33-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>										
$t_{RC}$	Read Cycle Time	8		10		12		15		ns
$t_{AA}$	Address to Data Valid		8		10		12		15	ns
$t_{OHA}$	Data Hold from Address Change	3		3		3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		8		10		12		15	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		5		5		6		7	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z	0		0		0		0		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		4		5		6		7	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	3		3		3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		4		5		6		7	ns
$t_{PU}$ <sup>[8]</sup>	$\overline{CE}$ LOW to Power-Up	0		0		0		0		ns
$t_{PD}$ <sup>[8]</sup>	$\overline{CE}$ HIGH to Power-Down		8		10		12		15	ns
<b>Write Cycle<sup>[9, 10]</sup></b>										
$t_{WC}$	Write Cycle Time	8		10		12		15		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	7		8		9		10		ns
$t_{AW}$	Address Set-Up to Write End	7		8		9		10		ns
$t_{HA}$	Address Hold from Write End	0		0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	6		7		8		10		ns
$t_{SD}$	Data Set-Up to Write End	5		5		6		8		ns
$t_{HD}$	Data Hold from Write End	0		0		0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[7]</sup>	3		3		3		3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>		4		5		6		7	ns

**Notes:**


5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
6.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
8. This parameter is guaranteed by design and is not tested.
9. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

## Switching Waveforms


### Read Cycle No. 1<sup>[11, 12]</sup>



### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[12, 13]</sup>





### Write Cycle No. 1 ( $\overline{CE}$ Controlled)<sup>[14, 15]</sup>



#### Notes:

11. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
12.  $\overline{WE}$  is HIGH for read cycle.
13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14, 15]</sup>**

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[15]</sup>**

**Note:**

16. During this period the I/Os are in the output state and input signals should not be applied.

**Truth Table**


CE	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
H	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**





Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1019CV33-8VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-8VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
10	CY7C1019CV33-10VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-10ZC	ZS32	32-Lead TSOP II	
	CY7C1019CV33-10VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-10ZI	ZS32	32-Lead TSOP II	
12	CY7C1019CV33-12VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-12ZC	ZS32	32-Lead TSOP II	
	CY7C1019CV33-12VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-12ZI	ZS32	32-Lead TSOP II	
15	CY7C1019CV33-15VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-15ZC	ZS32	32-Lead TSOP II	
	CY7C1019CV33-15VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-15ZI	ZS32	32-Lead TSOP II	

Package Diagram

32-Lead (400-Mil) Molded SOJ V33





**Package Diagram (continued)**
**32-Lead TSOP II ZS32**


51-85095

All product and company names mentioned in this document are the trademarks of their respective holders.

Document Title: CY7C1019CV33 128K x 8 Static RAM  
Document Number: 38-05130

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109245	12/16/01	HGK	New Data Sheet
*A	113431	04/10/02	NSL	AC Test Loads split based on speed
*B	115047	08/01/02	HGK	Added TSOP II Package and I Temp. Improved I <sub>CC</sub> limits