



THE PRIMARY PROBLEM WITH ASYNCHRONOUS INPUTS

- What goes wrong here? (Hint: it's not a metastability thing)




ANOTHER PROBLEM WITH ASYNCHRONOUS INPUTS

- What goes wrong here? (Hint: it's not a metastability thing)
 - Slight delay differences mean that the registers can disagree on the input value
 - “Inconsistent value problem”




MORE ASYNCHRONOUS INPUTS

- What is the problem?
- “Inconsistent value problem”
 - Two paths from input to two different registers





IMPORTANT RULE!



- Exactly one register makes the sampling decision
 - Where it enters the clock domain
 - Completely solves the “inconsistent value problem”





SAMPLING EXTERNAL INPUTS



DOESN'T MATTER WHICH THE REGISTER DECIDES THERE IS A CLEAN 0 → 1 ON THE INPUT




PROBLEM: REGISTER SOMETIMES CAN'T DECIDE THE METASTABILITY PROBLEM




“SYNCHRONIZER”

- We sample with a register pair
- Maximizing the resolution time




WHAT DOES THIS CIRCUIT TRYING TO DO?

- What's wrong with it?




TWO REGISTERS BEFORE WE USE THE SIGNAL

- How much better is this?




STRETCHING THE RESOLUTION TIME

- Also slows the sample rate / transfer rate




SAMPLING RATE

- How fast does your sample clock need to be?




SAMPLING RATE

- How fast does your sample clock need to be?
 - $f(\text{clkB}) > f(\text{clkA})$
 - $f(\text{clkB}) > 2 f(\text{data})$ (Nyquist)





MORE ASYNCHRONOUS INPUTS

- Can we input asynchronous data values with several bits?



MORE ASYNCHRONOUS INPUTS

- How can we input asynchronous data values with several bits?




WHAT WENT WRONG?



- Each bit has a different delay
 - Wire lengths differ
 - Gate thresholds differ
 - Driver speeds are different
 - Register delays are different
 - Rise vs. Fall times
 - Clock skews to register bits
- Bottom line – “data skew” is inevitable
 - aka Bus Skew
 - Longer wires => More skew
- What is the solution??

SENDING MULTIPLE DATA BITS

- Must send a “clock” with the data
 - Waits until data is stable
 - De-skewing delay
- **$f(\text{clkB}) > 2 f(\text{clkA})$**



SENDING MULTIPLE DATA BITS

- Balancing path delays can increase data rate
- Requires careful analysis of clock rates and delays to make sure data is stable when sampled

