


Clocking Magic with PLL

Phase-Locked Loop


Pl-1




VCO - Voltage Controlled Oscillator
 eg. Ring oscillator
 Higher V_{DD} \rightarrow Faster operation
 eg. Freq = 1.6 GHz \rightarrow 3.2 GHz.

Phase Comparator: Depending on phase difference increase/decrease voltage

Ref
 Feedback



Use #1: Generate Multiple frequencies.




$$f_{REF}/A = f_{VCO}/B$$

$$f_{VCO} = f_{REF} \times B/A$$

By programming A & B, we can choose f_{VCO} almost arbitrarily.

PLC 2

Use #2: Generate Multiple Related frequencies





Use #3: Clock Insertion Delay Compensation.

Chip clock tree: Balanced delay


Clock arrives at all registers about the same time.

Some skew is inevitable.

However, there is a large insertion delay



Solution



PLL "copies" Reference clock to local clocks.