VLIW & ELI-512



Josh Fisher

Trace 7/200

Word 0: I 0 ALU 0, Early beat. 31 25 24 19 18 16 15 13 opcode dest dest_bank branch_test 12 stc1 src2 fmm

 Word 2: 10 ALU J, Early best.

 31
 25
 24
 19
 18
 16
 15
 13
 12
 11
 7
 6
 1
 0

 opcode
 dest
 dest_bank_branch_test
 szc1
 szc2
 mms

 Word 3: F 0 FA/ALUA control isida.
 31
 25
 24
 23
 22
 17
 16
 15
 11
 10
 6
 5
 4
 3
 1
 0

 opcode
 64
 dest
 mcl
 mcl
 stc2
 dest_bank

 Word 4: I 0 ALU 0, Late beat.
 31
 25
 24
 19
 18
 16
 15
 13
 12
 11
 7
 6
 1
 9

 opcode
 dest
 dest_bank
 src1
 src2
 fmm

ant 0 (late).

immediate constant (late)
 Word 6: 10 ALU J, Late beat.
 -31
 25
 24
 19
 18
 16
 15
 13
 12
 11
 7
 6
 1
 0

 opcode
 dest
 dest_bank
 src1
 src2
 fmm



Crusoe VLIW Processor Instruction Formats

Csw	Memory	Compute	Γ	ALU0	32 bit immed.
128-bit Molecule					
Csw	Memory	Compute		ALU0	Branch
					← 32-bit Atom→
C = 1 bit Commit instruction sw = 2 bits for software use Memory = Load or Store			С	Memory	Compute
			c	ALU0	Compute
ALU operations are 3 address			С	ALU0	32 bit immed.
register to register ops with 64 general registers		С	ALU0	Branch	
Compute = ALU1, Floating Point or Multimedia op					
Transmeta Hot Chips Presentation - August 2000					









Why VLIW?

- To utilize ILP
- in a simple HW design
- Good for scientific computing & signal processing, crypto

Why not VLIW?

- *if you can build* a wide issue Tomasulo's algorithm (aka "Super Scalar") processor, then *it will be faster* than the same width VLIW processor.
- there just isn't enough provably statically available ILP
- Code compatibility

How to handle branches?

- [ALU][ALU][ALU][BLEZ][BGTZ][BEQZ]
- Option 1: don't do that: [ALU][ALU][ALU][BLEZ]
- Option 2: assign precedence

Exceptions?

- [ADD r1 + r3 -> r3][LOAD @(r5) -> r6][DIV]
- Allow instructions that don't fault to complete
 - OS has to fix the code
 - mask off instructions that have completed on restart
- Throw out all results on completion
- · Potential for live-lock

What about memory ordering?

- [STORE r1 -> @(r2)][LOAD @(r3) -> r4] ;;; r2 = r3
- · result is value of r1 goes into r4
- · the previous value in memory goes into r4
- undefined
- [STORE r1 -> @(r2)][STORE r3 -> @(r2)]
- undefined
 precedence
- [STORE r1 -> @(r2)][STORE r3 -> @(r4)] ;;; r2 != r4
- only allow 1 store
- precedence



Pros/Cons of binary translation

• Perhaps not as fast as having the source

but debatable