CSE as AND gate University of Washington Computer Science & Engineering
 CSE 471: Computer Design and Organization - Spring 2008
  CSE Home   About Us    Search    Contact Info 

Administration
 Contact
 Overview [PDF]
 Schedule
 Past Announcements
Classwork
 Lectures
 Book Draft (optional)
 Homework
 Exams
Email list
 Subscribe
 Archive
   

CSE 471 Schedule (Spring 2008)

This course schedule may be updated, so check it often. The current schedule is complete through VLIW processors.
The dates for the readings indicate the day that the reading should have been read.

 
Class
Topic
Reading
Project Milestones
Dynamic Branch Prediction
4/1 & 4/3
Review of pipelining
Dynamic branch prediction Read sections 2.3 and 2.9: pp. 121-127.
Read SimpleScalar documentation, project report guidelines & sample project report (available from the homework section).
Predicated execution Read Appendix G.4.
Execution cores
4/8, 4/10 & 4/15
Superscalars & static scheduling Basic simulation homework due April 8.
Overview of dynamic scheduling Read section 2.4 to p. 92, section 2.8.
Tomasulo's algorithm Read section 2.4, pp. 92 to its end, and section 2.5.
R10000-style dynamic scheduling (a physical register pool) The Smith/Sohi article for superscalars in a nutshell.
In the R10000 article read from register mapping, p. 32, through Register files, p. 35.
VLIW Processors
4/17
Software techniques to exploit ILP
Section G-3 covers compiler techiques that we will discuss briefly.
VLIW machines Read section 2.7 and G.6 through p. G-40. It's not necessry to know all the details of this architecture. Let the lecture be your guide.
Memory Hierarchy
4/22
Advanced caching techniques Read section 5.2. Branch prediction homework due 4/22
Midterm 1
4/24
Midterm is in class, 1.5 hours.
Multiprocessors
4/29, 5/1, 5/6 & 5/8
Overview of multiprocessing Read section 4.1.
Execution core homework due 5/8
Cache coherence, snooping and directory protocols Read sections 4.2 and 4.4.
Synchronization Read section 4.5.
Multithreading
5/13 & 5/15
Tera-style multithreading Read the Tera paper (PDF).
Simultaneous multithreading Read section 3.5 and the SMT paper.
Dataflow Computers
5/20 & 5/22
Dataflow machines
After reading them over, I don't think any of the papers on the early dataflow machines are appropriate for classroom use. There are no general overview papers. So just listen to the lecture. Coherency protocol design due 5/22.
WaveScalar architecture and implementation. The WaveScalar Architecture and An overview of the WaveScalar implementation.
No class
5/27

The End Game
5/29
Wrap-up and course evaluations.
Guest Lecturers
6/3
David Bacon on Quantum Computing The Scientific American article will provide an overview of the technology. The UW research paper discusses a particular quantum architecture. Both are optional reading. Cache coherency homework due 6/3
Luis Ceze on Hardware Support for Debugging Multiprocessors The ISCA paper covers what Luis will talk about. It's optional reading, but I thought you might enjoy tackling a research-level paper in mainstream computer architecture.
Midterm 2
6/5
Midterm is in class, 2 hours.


CSE logo Computer Science & Engineering
University of Washington
Box 352350
Seattle, WA  98195-2350
(206) 543-1695 voice, (206) 543-2969 FAX
[comments to Andrei Alexandrescu]