Steam-powered Turing Machine University of Washington Computer Science & Engineering
 CSE 471: Computer Design and Organization - Spring 2012
  CSE Home   About Us    Search    Contact Info 

Administration
 Home
 Overview
 Schedule
Classwork
 Lectures
 Homework
 Simulator Documentation
 Exams
   

CSE 471 Schedule (Spring 2012)

This course schedule will be updated, so check it often.
The dates for the readings indicate the day that the reading should have been read.

don't know why this isn't showing up
 
Class
Topic
Reading
Some Appendices are located on the publisher's website
Milestones
Dynamic Branch Prediction
3/27, 3/29
What this class is about
Review of pipelining Section 3.1. If the review in lecture isn't jogging your memory, consult Appendix C.1-C.4.
Branch prediction Appendix C, pp. 26-30; Sections 3.3 and 3.9, pp. 202-208
Project report guidelines, and sample project report (available in Homework section)
Memory Hierarchy
4/3
Advanced caching techniques Section 2.2
Execution Cores
4/5, 4/10, 4/12
Superscalars and static scheduling
Overview of dynamic scheduling Section 3.4 to p.170, Section 2.8
Tomasulo's algorithm Section 3.4, p.170 to its end; Section 3.5
R10000-style dynamic scheduling (a physical register pool) The Smith/Sohi article for superscalars in a nutshell.
In the R10000 article read from register mapping, p. 32, through Register files, p. 35.
Branch prediction homework due before class, Thursday, April 12
Midterm 1
4/17
Exam is 1.5 hours
Multiprocessors
4/19, 4/24, 4/26, 5/1
Overview of multiprocessing Section 5.1
Cache coherency Section 5.2, Section 5.4
Synchronization Section 5.5 First coherency milestone due, Thursday, April 26, before class.
Consistency models
Brandon Lucia, our TA
Section 5.6 and Consistency Primer, pgs. 2-4, 17-27, 37-47
Deterministic Parallel Execution
Joe Devietti, CSE Grad Student
This paper, "DMP: Deterministic Shared-Memory Multiprocessing", International Conference on Architectural Support for Programming Languages & Operating Systems, 2009, is just FYI. You're not responsible for reading it.
Wrap-up multiprocessing
Multithreading
5/3
An Overview of Multithreading and Simultaneous Multithreading Section 3.5 and the SMT paper
Data Parallelism
5/8
GPUs, Aaron Lefohn, Intel Section 4.1, 4.2, 4.4
Combining ILP and TP
5/10, 5/15
Dataflow Machines After reading them over, I don't think any of the papers on the early dataflow machines are appropriate for classroom use. There are no general overview papers. So just listen to the lecture.
Wavescalar architecture and implementation Skim The WaveScalar Architecture and An overview of the WaveScalar implementation. Use this to reinforce what we discuss in lecture; don't pay much attention to any new material covered in these papers. Coherency homework due, Tuesday, May 15, before class.
No class.
5/17
FPGAs
5/22
FPGAs -- Silicon for Procrastinators, Andrew Putnam (Microsoft Research, formerly CSE Grad Student) This paper, "Performance and Power of Cache-Based Reconfigurable Computing", is just FYI. You're not responsible for reading it.
The Wave of the Future
5/24
Dark Silicon and the End of Multicore Scaling, Hadi Esmaeilzadeh (CSE Grad Student) This paper, "Dark Silicon and the End of Multicore Scaling", is just FYI. You're not responsible for reading it.
Architectures for Approximate Computing, Adrian Sampson (CSE Grad Student) This paper, Architecture Support for Disciplined Approximate Computing, is just FYI. You're not responsible for reading it. Concurrency homework due, Tuesday, May 25, before class time.
Prepare for the second midterm.
5/29
Cover any outstanding material.
Course evaluations.
Midterm 2
5/31 10:30
Exam is 2 hours


CSE logo Computer Science & Engineering
University of Washington
Box 352350
Seattle, WA  98195-2350
(206) 543-1695 voice, (206) 543-2969 FAX
[comments to Brandon Lucia]